T MS3 20 C6 70 1
A
F
L
O
A
T
I
N
G
Ć
P
O
I
N
T
D
I
G
I
T
A
L
S
I
G
N
L
P
R
O
C
E
S
S
O
R
SPRS067E – MAY 1998 – REVISED MAY 2000
D
D
Highest Performance Floating-Point Digital
Signal Processor (DSP) TMS320C6701
– 8.3-, 6.7-, 6-ns Instruction Cycle Time
– 120-, 150-, 167-MHz Clock Rate
– Eight 32-Bit Instructions/Cycle
– 1 GFLOPS
GJC (352-PIN BGA) PACKAGE
(BOTTOM VIEW)
26
1
A
B
C
D
E
F
G
H
J
K
L
M
N
P
– TMS320C6201 Fixed-Point DSP
Pin-Compatible
VelociTI Advanced Very Long Instruction
Word (VLIW) ’C67x CPU Core
– Eight Highly Independent Functional
Units:
R
T
U
V
W
Y
AA
AB
AC
AD
AE
AF
– Four ALUs (Floating- and Fixed-Point)
– Two ALUs (Fixed-Point)
– Two Multipliers (Floating- and
Fixed-Point)
– Load-Store Architecture With 32 32-Bit
General-Purpose Registers
– Instruction Packing Reduces Code Size
– All Instructions Conditional
D
Instruction Set Features
– Hardware Support for IEEE
Single-Precision Instructions
– Hardware Support for IEEE
Double-Precision Instructions
– Byte-Addressable (8-, 16-, 32-Bit Data)
– 8-Bit Overflow Protection
– Saturation
D
16-Bit Host-Port Interface (HPI)
– Access to Entire Memory Map
D
Two Multichannel Buffered Serial Ports
(McBSPs)
– Direct Interface to T1/E1, MVIP, SCSA
Framers
– Bit-Field Extract, Set, Clear
– Bit-Counting
– Normalization
– ST-Bus-Switching Compatible
– Up to 256 Channels Each
– AC97-Compatible
– Serial-Peripheral-Interface (SPI)
Compatible (Motorola )
D
D
1M-Bit On-Chip SRAM
– 512K-Bit Internal Program/Cache
(16K 32-Bit Instructions)
– 512K-Bit Dual-Access Internal Data
(64K Bytes)
D
D
D
D
D
Two 32-Bit General-Purpose Timers
Flexible Phase-Locked-Loop (PLL) Clock
Generator
32-Bit External Memory Interface (EMIF)
– Glueless Interface to Synchronous
Memories: SDRAM and SBSRAM
– Glueless Interface to Asynchronous
Memories: SRAM and EPROM
– 52M-Byte Addressable External Memory
Space
†
IEEE-1149.1 (JTAG )
Boundary-Scan-Compatible
352-Pin Ball Grid Array (BGA) Package
(GJC Suffix)
0.18-µm/5-Level Metal Process
– CMOS Technology
D
Four-Channel Bootloading
Direct-Memory-Access (DMA) Controller
With an Auxiliary Channel
D
3.3-V I/Os, 1.8-V Internal (120-, 150-MHz)
3.3-V I/Os, 1.9-V Internal (167-MHz Only)
D
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
VelociTI is a trademark of Texas Instruments.
Motorola is a trademark of Motorola, Inc.
†
IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.
Copyright 2000, Texas Instruments Incorporated
P
P
R
O
d
D
U
t
C
s
T
I
O
c
N
o
D
A
T
A
t
i
n
s
f
p
o
e
r
m
a
i
t
c
i
a
o
t
n
i
s
s
c
u
r
r
t
e
h
n
e
t
a
s
m
o
f
o
p
T
u
e
b
x
l
i
a
c
s
a
t
i
o
n
d ate.
Ins tr u men ts
r
o
u
c
n
f
o
r
m
o
c
i
f
i
o
n
p
e
r
t
e
r
s
f
s
t
a
s
n
d
g
a
r
d
w
a
a
r
r
a
n
t
y
.
P
r
o
d
u
p a r a m e t e r s .
c
t
i
o
n
p
r
o
c
e
s
s
i
n
g
d
o
e
s
n
o
t
n
e
c
e
s
s
a
r
i
l
y
i
n
c
l
u
d
e
t
e
t
i
n
o
f
l
l
1
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251–1443