Datasheet > TMS320LC548GGU-40

TMS320LC548GGU-40

更新时间： 2024-10-28 19:56:47

品牌	Logo	应用领域
德州仪器 - TI		时钟外围集成电路
页数	文件大小	规格书
63页	755K
描述
IC 16-BIT, 100 MHz, OTHER DSP, PBGA144, PLASTIC, BGA-144, Digital Signal Processor

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

TMS320LC548GGU-40 技术参数

是否Rohs认证：	不符合	生命周期：	Obsolete
零件包装代码：	BGA	包装说明：	LFBGA, BGA144,13X13,32
针数：	144	Reach Compliance Code：	not_compliant
ECCN代码：	3A001.A.3	HTS代码：	8542.31.00.01
风险等级：	5.76	地址总线宽度：	23
桶式移位器：	YES	位大小：	16
边界扫描：	YES	最大时钟频率：	100 MHz
外部数据总线宽度：	16	格式：	FIXED POINT
内部总线架构：	MULTIPLE	JESD-30 代码：	S-PBGA-B144
长度：	12 mm	低功率模式：	YES
端子数量：	144	封装主体材料：	PLASTIC/EPOXY
封装代码：	LFBGA	封装等效代码：	BGA144,13X13,32
封装形状：	SQUARE	封装形式：	GRID ARRAY, LOW PROFILE, FINE PITCH
峰值回流温度（摄氏度）：	NOT SPECIFIED	电源：	3.3 V
认证状态：	Not Qualified	RAM（字数）：	32768
座面最大高度：	1.4 mm	子类别：	Digital Signal Processors
最大供电电压：	3.6 V	最小供电电压：	3 V
标称供电电压：	3.3 V	表面贴装：	YES
技术：	CMOS	端子形式：	BALL
端子节距：	0.8 mm	端子位置：	BOTTOM
处于峰值回流温度下的最长时间：	NOT SPECIFIED	宽度：	12 mm
uPs/uCs/外围集成电路类型：	DIGITAL SIGNAL PROCESSOR, OTHER	Base Number Matches：	1

TMS320LC548GGU-40 数据手册

浏览型号TMS320LC548GGU-40的Datasheet PDF文件第2页

浏览型号TMS320LC548GGU-40的Datasheet PDF文件第3页

浏览型号TMS320LC548GGU-40的Datasheet PDF文件第4页

浏览型号TMS320LC548GGU-40的Datasheet PDF文件第5页

浏览型号TMS320LC548GGU-40的Datasheet PDF文件第6页

TMS320LC548

FIXED-POINT DIGITAL SIGNAL PROCESSOR

SPRS123 -- FEBRUARY 2000

Advanced Multibus Architecture With Three

Separate 16-Bit Data Memory Buses and

One Program Memory Bus

Instructions With a 32-Bit Long Word

Operand

Instructions With Two- or Three-Operand

Reads

40-Bit Arithmetic Logic Unit (ALU)

Including a 40-Bit Barrel Shifter and Two

Independent 40-Bit Accumulators

Arithmetic Instructions With Parallel Store

and Parallel Load

17-  17-Bit Parallel Multiplier Coupled to a

40-Bit Dedicated Adder for Non-Pipelined

Single-Cycle Multiply/Accumulate (MAC)

Operation

Conditional Store Instructions

Fast Return From Interrupt

On-Chip Peripherals

-- Software-Programmable Wait-State

Generator and Programmable Bank

Switching

-- On-Chip Phase-Locked Loop (PLL) Clock

Generator With Internal Oscillator or

External Clock Source

-- Time-Division Multiplexed (TDM) Serial

Port

-- Buffered Serial Port (BSP)

-- 8-Bit Parallel Host Port Interface (HPI)

-- O n e 1 6 - B i t T i m e r

Compare, Select, and Store Unit (CSSU) for

the Add/Compare Selection of the Viterbi

Operator

Exponent Encoder to Compute an

Exponent Value of a 40-Bit Accumulator

Value in a Single Cycle

Two Address Generators With Eight

Auxiliary Registers and Two Auxiliary

Data Bus With a Bus Holder Feature

-- External-Input/Output (XIO) Off Control

to Disable the External Data Bus,

Address Bus and Control Signals

Address Bus With a Bus Holder Feature

Extended Addressing Mode for 8M  16-Bit

Maximum Addressable External Program

Space

Power Consumption Control With IDLE1,

IDLE2, and IDLE3 Instructions With

Power-Down Modes

192K  16-Bit Maximum Addressable

Memory Space (64K Words Program,

64K Words Data, and 64K Words I/O)

CLKOUT Off Control to Disable CLKOUT

On-Chip Scan-Based Emulation Logic,

IEEE Std 1149.1^†(JTAG) Boundary Scan

Logic

On-Chip ROM with Some Configurable to

Program/Data Memory

Dual-Access On-Chip RAM

Single-Access On-Chip RAM

15-ns Single-Cycle Fixed-Point Instruction

Execution Time (66 MIPS) for 3.3-V Power

Supply

Single-Instruction Repeat and

Block-Repeat Operations for Program Code

12.5-ns Single-Cycle Fixed-Point

Instruction Execution Time (80 MIPS) for

3.3-V Power Supply

Block-Memory-Move Instructions for Better

Program and Data Management

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

All trademarks are the property of their respective owners.

†

IEEE Standard 1149.1-1990 Standard-Test-Access Port and Boundary Scan Architecture.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 1443  HOUSTON, TEXAS 77251--1443

12 3 4 5 6 7...63

中文翻译

下载PDF

与TMS320LC548GGU-40相关器件

型号	品牌	获取价格	描述	数据表
TMS320LC548GGU-50	TI	获取价格	16-BIT, 100MHz, OTHER DSP, PBGA144, PLASTIC, BGA-144
TMS320LC548GGU-66	TI	获取价格	Digital Signal Processor 144-BGA MICROSTAR
TMS320LC548GGU-80	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC548PGE-100	TI	获取价格	16-BIT, OTHER DSP, PQFP144, TQFP-144
TMS320LC548PGE-50	TI	获取价格	16-BIT, 100MHz, OTHER DSP, PQFP144, PLASTIC, QFP-144
TMS320LC548PGE-66	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC548PGE-80	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSORS
TMS320LC549	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSOR
TMS320LC549-80	ETC	获取价格	Digital Signal Processor
TMS320LC549GGU	TI	获取价格	FIXED-POINT DIGITAL SIGNAL PROCESSOR

与TMS320LC548GGU-40相关文章

三星深化印度制造布局，供应链本地化进程加速
2024-10-29

13
芯擎科技“星辰一号”自动驾驶芯片点亮成功，2025年量产在即
2024-10-29

13
纳微科技震撼发布GaNSlim革新氮化镓功率芯片
2024-10-18

39
意法半导体发布第四代SiC技术，助力电动汽车电驱
2024-10-15

46

产品中心

服务支持

精选活动

关于我们

帮助中心

TMS320LC548GGU-40

TMS320LC548GGU-40 技术参数

TMS320LC548GGU-40 数据手册

与TMS320LC548GGU-40相关器件

与TMS320LC548GGU-40相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

TMS320LC548GGU-40

TMS320LC548GGU-40 技术参数

TMS320LC548GGU-40 数据手册

与TMS320LC548GGU-40相关器件

与TMS320LC548GGU-40相关文章

您还可以找

您在本页遇到什么问题？