5秒后页面跳转
TL16CP754CPMRG4 PDF预览

TL16CP754CPMRG4

更新时间: 2024-11-22 06:02:39
品牌 Logo 应用领域
德州仪器 - TI 微控制器和处理器串行IO控制器通信控制器外围集成电路先进先出芯片数据传输时钟
页数 文件大小 规格书
49页 970K
描述
QUAD UARTS WITH 64-BYTE FIFO

TL16CP754CPMRG4 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Obsolete零件包装代码:QFP
包装说明:GREEN, PLASTIC, LQFP-64针数:64
Reach Compliance Code:unknownHTS代码:8542.31.00.01
风险等级:5.31Is Samacsys:N
其他特性:ALSO OPERATES AT 1.8V/2.5V/3.3V SUPPLY地址总线宽度:3
边界扫描:NO最大时钟频率:48 MHz
通信协议:ASYNC, BIT最大数据传输速率:0.375 MBps
外部数据总线宽度:8JESD-30 代码:S-PQFP-G64
JESD-609代码:e4长度:10 mm
低功率模式:NO湿度敏感等级:3
串行 I/O 数:4端子数量:64
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:LFQFP
封装等效代码:QFP64,.47SQ,20封装形状:SQUARE
封装形式:FLATPACK, LOW PROFILE, FINE PITCH峰值回流温度(摄氏度):260
电源:1.8/5 V认证状态:Not Qualified
座面最大高度:1.6 mm子类别:Serial IO/Communication Controllers
最大供电电压:5.5 V最小供电电压:4.5 V
标称供电电压:5 V表面贴装:YES
技术:CMOS温度等级:COMMERCIAL
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.5 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:10 mm
uPs/uCs/外围集成电路类型:SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches:1

TL16CP754CPMRG4 数据手册

 浏览型号TL16CP754CPMRG4的Datasheet PDF文件第2页浏览型号TL16CP754CPMRG4的Datasheet PDF文件第3页浏览型号TL16CP754CPMRG4的Datasheet PDF文件第4页浏览型号TL16CP754CPMRG4的Datasheet PDF文件第5页浏览型号TL16CP754CPMRG4的Datasheet PDF文件第6页浏览型号TL16CP754CPMRG4的Datasheet PDF文件第7页 
TL16CP754C, TL16CM754C, TL16C754C  
www.ti.com  
SLLS644E DECEMBER 2007REVISED MAY 2010  
QUAD UARTS WITH 64-BYTE FIFO  
Check for Samples: TL16CP754C, TL16CM754C, TL16C754C  
1
FEATURES  
ST16C654/654D Pin Compatible With  
Additional Enhancements  
RS-485 Mode Support  
Support 1.8-V, 2.5-V, 3.3-V, or 5-V Supply  
Support up to 24-MHz Crystal Input Clock  
(1.5 Mbps)  
Characterized for Operation From –40°C to  
85°C, Available in Commercial and Industrial  
Temperature Grades  
Support up to 48-MHz Oscillator Input Clock  
(3 Mbps) for 5-V Operation  
Software-Selectable Baud-Rate Generator  
Support up to 32-MHz Oscillator Input Clock  
(2 Mbps) for 3.3-V Operation  
Prescalable Provides Additional Divide-by-4  
Function  
Support up to 24-MHz Input Clock (1.5 Mbps)  
for 2.5-V Operation  
Programmable Sleep Mode  
Programmable Serial Interface Characteristics  
Support up to 16-MHz Input Clock (1 Mbps) for  
1.8-V Operation  
5-, 6-, 7-, or 8-Bit Characters  
Even, Odd, or No Parity Bit Generation and  
Detection  
64-Byte Transmit FIFO  
64-Byte Receive FIFO With Error Flags  
1-, 1.5-, or 2-Stop Bit Generation  
Programmable and Selectable Transmit and  
Receive FIFO Trigger Levels for DMA and  
Interrupt Generation  
False Start Bit Detection  
Complete Status Reporting Capabilities in  
Both Normal and Sleep Mode  
Programmable Receive FIFO Trigger Levels for  
Software/Hardware Flow Control  
Line Break Generation and Detection  
Internal Test and Loopback Capabilities  
Fully Prioritized Interrupt System Controls  
Software/Hardware Flow Control  
Programmable Xon/Xoff Characters  
Modem Control Functions (CTS, RTS, DSR,  
DTR, RI, and CD)  
Programmable Auto-RTS and Auto-CTS  
Optional Data Flow Resume by Xon Any  
Character  
IrDA Capability  
DMA Signaling Capability for Both Received  
and Transmitted Data on PN Package  
DESCRIPTION  
The '754C is a quad universal asynchronous receiver/transmitter (UART) with 64-byte FIFOs, automatic  
hardware/software flow control, and data rates up to 3 Mbps. It incorporates the functionality of four UARTs, each  
UART having its own register set and FIFOs. The four UARTs share only the data bus interface and clock  
source, otherwise they operate independently. Another name for the UART function is Asynchronous  
Communications Element (ACE), and these terms are used interchangeably. The bulk of this document  
describes the behavior of each ACE, with the understanding that four such devices are incorporated into the  
'754C. The '754C offers enhanced features. It has a transmission control register (TCR) that stores received  
FIFO threshold level to start/stop transmission during hardware and software flow control. With the FIFO RDY  
register, the software gets the status of TXRDY/RXRDY for all four ports in one access. On-chip status registers  
provide the user with error indications, operational status, and modem interface control. System interrupts may  
be tailored to meet user requirements. An internal loopback capability allows onboard diagnostics.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2007–2010, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  

TL16CP754CPMRG4 替代型号

型号 品牌 替代类型 描述 数据表
TL16CP754CPMR TI

完全替代

QUAD UARTS WITH 64-BYTE FIFO
TL16CP754CPMG4 TI

完全替代

QUAD UARTS WITH 64-BYTE FIFO
TL16CP754CPM TI

完全替代

QUAD UARTS WITH 64-BYTE FIFO

与TL16CP754CPMRG4相关器件

型号 品牌 获取价格 描述 数据表
TL16PC564APZ TI

获取价格

Single UART with 64-Byte Fifos, PCMCIA Interface 100-LQFP 0 to 70
TL16PC564APZ ROCHESTER

获取价格

1 CHANNEL(S), 115Kbps, SERIAL COMM CONTROLLER, PQFP100, TQFP-100
TL16PC564B TI

获取价格

PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BGGM ROCHESTER

获取价格

1 CHANNEL(S), 115Kbps, SERIAL COMM CONTROLLER, PBGA100, PLASTIC, BGA-100
TL16PC564BLV TI

获取价格

PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVGGM TI

获取价格

1 CHANNEL(S), SERIAL COMM CONTROLLER, PBGA100, PLASTIC, BGA-100
TL16PC564BLVI TI

获取价格

PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BLVIPZ TI

获取价格

PCM Universal Async Receiver Transmitter 100-LQFP -40 to 85
TL16PC564BLVPZ TI

获取价格

PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER
TL16PC564BPZ TI

获取价格

PCMCIA UNIVERSAL ASYNCHRONOUS RECEIVER TRANSMITTER