5秒后页面跳转
TC51WHM516AXBN65 PDF预览

TC51WHM516AXBN65

更新时间: 2024-02-11 04:42:13
品牌 Logo 应用领域
东芝 - TOSHIBA /
页数 文件大小 规格书
11页 114K
描述
IC 2M X 16 PSEUDO STATIC RAM, 65 ns, PBGA48, 6 X 7 MM, 0.75 MM PITCH, PLASTIC, TFBGA-48, Static RAM

TC51WHM516AXBN65 技术参数

是否无铅: 含铅是否Rohs认证: 不符合
生命周期:Obsolete零件包装代码:BGA
包装说明:TFBGA, BGA48,6X8,30针数:48
Reach Compliance Code:unknownECCN代码:3A991.B.2.A
HTS代码:8542.32.00.41风险等级:5.89
Base Number Matches:1

TC51WHM516AXBN65 数据手册

 浏览型号TC51WHM516AXBN65的Datasheet PDF文件第1页浏览型号TC51WHM516AXBN65的Datasheet PDF文件第2页浏览型号TC51WHM516AXBN65的Datasheet PDF文件第3页浏览型号TC51WHM516AXBN65的Datasheet PDF文件第5页浏览型号TC51WHM516AXBN65的Datasheet PDF文件第6页浏览型号TC51WHM516AXBN65的Datasheet PDF文件第7页 
TC51WHM516AXBN65,70  
AC CHARACTERISTICS AND OPERATING CONDITIONS  
(Ta = −25°C to 85°C, V = 2.6 to 3.3 V) (See Note 5 to 11)  
DD  
TC51WHM516AXBN  
SYMBOL  
PARAMETER  
UNIT  
65  
70  
MIN  
65  
MAX  
10000  
65  
MIN  
70  
MAX  
10000  
70  
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
t
Read Cycle Time  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
ns  
µs  
ms  
ns  
µs  
RC  
Address Access Time  
ACC  
CO  
Chip Enable ( CE1 ) Access Time  
Output Enable Access Time  
Data Byte Control Access Time  
Chip Enable Low to Output Active  
Output Enable Low to Output Active  
Data Byte Control Low to Output Active  
Chip Enable High to Output High-Z  
Output Enable High to Output High-Z  
Data Byte Control High to Output High-Z  
Output Data Hold Time  
65  
70  
25  
25  
OE  
25  
25  
BA  
10  
0
10  
0
COE  
OEE  
BE  
0
0
20  
20  
20  
20  
20  
20  
OD  
ODO  
BD  
10  
65  
30  
10  
70  
30  
OH  
Page Mode Time  
10000  
30  
10000  
30  
PM  
Page Mode Cycle Time  
PC  
Page Mode Address Access Time  
Page Mode Output Data Hold Time  
Write Cycle Time  
AA  
10  
65  
50  
65  
60  
60  
0
10  
70  
50  
70  
60  
60  
0
AOH  
WC  
WP  
CW  
BW  
AW  
AS  
10000  
10000  
Write Pulse Width  
Chip Enable to End of Write  
Data Byte Control to End of Write  
Address Valid to End of Write  
Address Set-up Time  
Write Recovery Time  
0
0
WR  
ODW  
OEW  
DS  
WE Low to Output High-Z  
WE High to Output Active  
Data Set-up Time  
20  
20  
0
30  
0
0
30  
0
Data Hold Time  
DH  
CE2 Set-up Time  
0
0
CS  
CE2 Hold Time  
300  
10  
0
300  
10  
0
CH  
CE2 Pulse Width  
DPD  
CHC  
CHP  
CE2 Hold from CE1  
CE2 Hold from Power On  
30  
30  
AC TEST CONDITIONS  
PARAMETER  
CONDITION  
30 pF + 1 TTL Gate  
0.2 V, 0.2 V  
Output load  
Input pulse level  
Timing measurements  
Reference level  
V
DD  
V
× 0.5  
× 0.5  
DD  
V
DD  
t , t  
5 ns  
R
F
2002-08-22 4/11  

与TC51WHM516AXBN65相关器件

型号 品牌 描述 获取价格 数据表
TC51WHM516AXBN70 TOSHIBA OCTAL BUS TRANSCEIVER

获取价格

TC51WHM516AXGN65 TOSHIBA TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS, 2,097,152-WORD BY 16-BIT CMOS PS

获取价格

TC51WHM516AXGN70 TOSHIBA TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS, 2,097,152-WORD BY 16-BIT CMOS PS

获取价格

TC51WHM516BXGN70 TOSHIBA IC 2M X 16 PSEUDO STATIC RAM, 70 ns, PBGA48, 6 X 7 MM, 0.75 MM PITCH, LEAD FREE, PLASTIC,

获取价格

TC51WHM616AXBN65 TOSHIBA TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

获取价格

TC51WHM616AXBN70 TOSHIBA TENTATIVE TOSHIBA MOS DIGITAL INTEGRATED CIRCUIT SILICON GATE CMOS

获取价格