5秒后页面跳转
SY100E222L PDF预览

SY100E222L

更新时间: 2024-10-02 14:54:47
品牌 Logo 应用领域
美国微芯 - MICROCHIP /
页数 文件大小 规格书
7页 89K
描述
The SY100E222L is a low-skew, low-jitter device capable of receiving a high-speed LVECL/LVPECL inp

SY100E222L 数据手册

 浏览型号SY100E222L的Datasheet PDF文件第2页浏览型号SY100E222L的Datasheet PDF文件第3页浏览型号SY100E222L的Datasheet PDF文件第4页浏览型号SY100E222L的Datasheet PDF文件第5页浏览型号SY100E222L的Datasheet PDF文件第6页浏览型号SY100E222L的Datasheet PDF文件第7页 
3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL  
LVECL/LVPECL PROGRAMMABLE CLOCK  
GENERATOR AND 1:15 FANOUT BUFFER  
®
Precision Edge  
SY100E222L  
FEATURES  
Four programmable output banks and 15 total  
®
LVPECL-compatible differential outputs  
Precision Edge  
Pin-compatible, plug-in replacement to  
DESCRIPTION  
MC100LVE222FA  
f  
clock = 1.5GHz  
MAX  
The SY100E222L is a low-skew, low-jitter device capable  
of receiving a high-speed LVECL/LVPECL input in either a  
single-ended or differential configuration. For single-ended  
50ps output-to-output skew  
Four output banks with independent ÷1, ÷2  
frequency control  
configurations, a V  
output reference is supplied by the  
BB  
SY100E222L. A 2:1 input multiplexer selects from two  
differential input pairs by means of the CLK_SEL input select.  
100k compatible I/O  
Power supply 3.3V ±10%  
The internal programmable divider for each of the four  
banks generates a ÷1 or ÷2 frequency of the selected input.  
The ÷1/÷2 divider outputs can be asynchronously  
synchronized with the master reset (MR) input so that the  
outputs will start out in a known state.  
–40°C to +85°C temperature range  
Available in 52-pin LQFP package  
APPLICATIONS  
The 15 total outputs are partitioned into four independently  
selected output banks in a 2/3/4/6 fanout configuration. Each  
of the four banks can independently select the ÷1 or ÷2  
output frequency by means of the four separate frequency  
select pins (FSELA-FSELD) inputs.  
SONET/SDH channel applications  
Fibre Channel multi-channel applications  
Gigabit Ethernet multi-channel applications  
FUNCTIONAL BLOCK DIAGRAM  
The SY100E222L is pin-for-pin compatible with the  
MC100LVE222FA device.  
1:2 FOB  
QA0  
CLK_SEL  
CLK0  
The SY100E222L is part of a Micrel’s Precision Edge™  
product family. For other integrated clock divider plus fanout  
buffer options, consider Micrel’s SY89200 family.  
/QA0  
÷1  
÷2  
/CLK0  
VBB  
QA1  
2:1  
MUX  
2:1  
MUX  
CLK  
/QA1  
CLK1  
1:3 FOB  
All support documentation can be found on Micrel’s web  
site at www.micrel.com.  
/CLK1  
QB0  
MR  
FSELA  
/QB0  
QB1  
/QB1  
CROSS REFERENCE TABLE  
QB2  
2:1  
MUX  
/QB2  
1:4 FOB  
QC0  
Micrel Part Number  
SY100E222LTI  
ON Semiconductor  
MC100LVE222FA  
MC100LVE222FAR2  
/QC0  
FSELB  
QC1  
/QC1  
SY100E222LTI TR  
QC2  
2:1  
/QC2  
MUX  
QC3  
/QC3  
1:6 FOB  
FSELC  
QD0  
/QD0  
QD1  
/QD1  
2:1  
MUX  
QD2  
/QD2  
QD3  
FSELD  
/QD3  
QD4  
/QD4  
QD5  
/QD5  
Precision Edge is a registered trademark of Micrel, Inc.  
Rev.: C  
Amendment: /0  
M9999-021511  
hbwhelp@micrel.com or (408) 955-1690  
1
Issue Date: February 2011  

与SY100E222L相关器件

型号 品牌 获取价格 描述 数据表
SY100E222L_06 MICREL

获取价格

3.3V, 1.5GHz ±1/±2 DIFFERENTIAL LVECL/LVPECL
SY100E222L_11 MICREL

获取价格

3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E222LTI MICROCHIP

获取价格

Low Skew Clock Driver, 100E Series, 15 True Output(s), 0 Inverted Output(s), ECL100K, PQFP
SY100E222LTI MICREL

获取价格

3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT
SY100E222LTITR MICREL

获取价格

3.3V, 1.5GHz 1 / 2 DIFFERENTIAL LVECL/LVPECL PROGRAMMABLE CLOCK GENERATOR AND 1:15 FANOUT
SY100E222LTY MICREL

获取价格

3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E222LTYTR MICREL

获取价格

3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E222LTY-TR MICROCHIP

获取价格

100E SERIES, LOW SKEW CLOCK DRIVER, 15 TRUE OUTPUT(S), 0 INVERTED OUTPUT(S), PQFP52
SY100E222LTYTX MICREL

获取价格

3.3V, 1.5GHz ÷1/÷2 DIFFERENTIAL LVECL/LVPEC
SY100E241 MICREL

获取价格

8-BIT SCANNABLE REGISTER