5秒后页面跳转
STK12C68-5 PDF预览

STK12C68-5

更新时间: 2022-12-23 03:42:49
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 存储静态存储器
页数 文件大小 规格书
18页 575K
描述
64 Kbit (8K x 8) AutoStore nvSRAM

STK12C68-5 数据手册

 浏览型号STK12C68-5的Datasheet PDF文件第9页浏览型号STK12C68-5的Datasheet PDF文件第10页浏览型号STK12C68-5的Datasheet PDF文件第11页浏览型号STK12C68-5的Datasheet PDF文件第13页浏览型号STK12C68-5的Datasheet PDF文件第14页浏览型号STK12C68-5的Datasheet PDF文件第15页 
STK12C68-5 (SMD5962-94599)  
Software Controlled STORE/RECALL Cycle  
The software controlled STORE/RECALL cycle follows. [18]  
35 ns  
55 ns  
Max  
Parameter  
Alt  
Description  
Unit  
Min  
35  
0
Max  
Min  
55  
0
[14]  
tRC  
tAVAV  
tAVEL  
tELEH  
tELAX  
STORE/RECALL Initiation Cycle Time  
Address Setup Time  
ns  
ns  
ns  
ns  
μs  
[17]  
tSA  
[17]  
tCW  
Clock Pulse Width  
25  
20  
30  
20  
[17]  
tHACE  
Address Hold Time  
tRECALL  
RECALL Duration  
20  
20  
Switching Waveform  
Figure 13. CE Controlled Software STORE/RECALL Cycle [18]  
tRC  
tRC  
ADDRESS # 1  
ADDRESS # 6  
ADDRESS  
tSA  
tSCE  
CE  
tHACE  
OE  
t
STORE / tRECALL  
HIGH IMPEDANCE  
DATA VALID  
DATA VALID  
DQ (DATA)  
Notes  
17. The software sequence is clocked on the falling edge of CE without involving OE (double clocking aborts the sequence).  
18. The six consecutive addresses must be read in the order listed in Table 1 on page 6. WE must be HIGH during all six consecutive cycles.  
Document Number: 001-51026 Rev. **  
Page 12 of 18  
[+] Feedback  

与STK12C68-5相关器件

型号 品牌 描述 获取价格 数据表
STK12C68-55M ETC CMOS NV SRAM 8K X 8 AUTOSTORE NONVOLATILE STATIC RAM

获取价格

STK12C68-5C25 ETC 8K x 8 AutoStore⑩ nvSRAM QuantumTrap⑩ CMOS No

获取价格

STK12C68-5C25I ETC 8K x 8 AutoStore⑩ nvSRAM QuantumTrap⑩ CMOS No

获取价格

STK12C68-5C25M ETC 8K x 8 AutoStore⑩ nvSRAM QuantumTrap⑩ CMOS No

获取价格

STK12C68-5C30 CYPRESS 8KX8 NON-VOLATILE SRAM, 30ns, CDIP28, 0.300 INCH, CERAMIC, DIP-28

获取价格

STK12C68-5C30I ETC NVRAM (EEPROM Based)

获取价格