ꢀ
ꢁ
ꢂ
ꢃ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢃ
ꢊ
ꢀ
ꢁ
ꢉ
ꢃ
ꢈ ꢋꢈ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢑꢒ ꢓꢑ ꢌꢆꢔ ꢕꢓ ꢓꢑ ꢔꢑꢒ ꢒꢌꢆ ꢖꢗ ꢑ ꢘ ꢄꢕ ꢗ ꢌꢘ ꢄꢏ ꢗ
ꢄ
ꢅ
ꢆ
ꢇ
ꢈ
ꢉ
ꢃ
ꢀ
ꢀ
ꢙ
ꢕ
ꢆ
ꢇ
ꢈ
ꢌ
ꢀ
ꢆ
ꢍ
ꢆ
ꢑ
ꢏ
ꢚ
ꢆ
ꢗ
ꢚ
ꢆ
SCBS683H − MARCH 1997 − REVISED OCTOBER 2003
SN54LVTH374 . . . J OR W PACKAGE
SN74LVTH374 . . . DB, DW, NS, OR PW PACKAGE
(TOP VIEW)
D
Support Mixed-Mode Signal Operation
(5-V Input and Output Voltages With
3.3-V V
)
CC
D
D
D
D
Typical V
<0.8 V at V
(Output Ground Bounce)
1
2
3
4
5
6
7
8
9
10
20
19
18
17
16
15
14
13
12
11
OLP
CC
OE
1Q
1D
2D
2Q
3Q
3D
4D
4Q
V
CC
= 3.3 V, T = 25°C
A
8Q
8D
7D
7Q
6Q
6D
5D
5Q
CLK
Support Unregulated Battery Operation
Down to 2.7 V
I
and Power-Up 3-State Support Hot
off
Insertion
Bus Hold on Data Inputs Eliminates the
Need for External Pullup/Pulldown
Resistors
GND
D
D
Latch-Up Performance Exceeds 500 mA Per
JESD 17
SN54LVTH374 . . . FK PACKAGE
(TOP VIEW)
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
description/ordering information
3
2
1 20 19
18
2D
2Q
3Q
3D
4D
8D
7D
7Q
6Q
4
5
6
7
8
These octal flip-flops are designed specifically for
17
16
15
low-voltage (3.3-V) V
operation, but with the
CC
capability to provide a TTL interface to a
5-V system environment.
14 6D
9 10 11 12 13
The eight flip-flops of the ’LVTH374 devices are
edge-triggered D-type flip-flops. On the positive
transition of the clock (CLK) input, the Q outputs
are set to the logic levels set up at the data (D)
inputs.
ORDERING INFORMATION
ORDERABLE
TOP-SIDE
MARKING
†
PACKAGE
T
A
PART NUMBER
SN74LVTH374DW
SN74LVTH374DWR
SN74LVTH374NSR
SN74LVTH374DBR
SN74LVTH374PW
SN74LVTH374PWR
SNJ54LVTH374J
Tube
SOIC − DW
LVTH374
Tape and reel
Tape and reel
Tape and reel
Tube
SOP − NS
LVTH374
LXH374
−40°C to 85°C
SSOP − DB
TSSOP − PW
LXH374
Tape and reel
Tube
CDIP − J
CFP − W
LCCC - FK
SNJ54LVTH374J
SNJ54LVTH374W
SNJ54LVTH374FK
−55°C to 125°C
Tube
SNJ54LVTH374W
SNJ54LVTH374FK
Tube
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢗ
ꢗ
ꢔ
ꢏ
ꢟ
ꢒ
ꢠ
ꢧ
ꢚ
ꢐ
ꢣ
ꢆ
ꢡ
ꢬ
ꢕ
ꢞ
ꢏ
ꢛ
ꢝ
ꢁ
ꢯ
ꢒ
ꢍ
ꢆ
ꢍ
ꢦ
ꢛ
ꢪ
ꢠ
ꢯ
ꢞ
ꢡ
ꢡ
ꢝ
ꢤ
ꢧ
ꢧ
ꢛ
ꢢ
ꢢ
ꢦ
ꢦ
ꢜ
ꢞ
ꢞ
ꢝ
ꢛ
ꢛ
ꢞ
ꢦ
ꢣ
ꢣ
ꢜ
ꢣ
ꢡ
ꢠ
ꢢ
ꢭ
ꢝ
ꢫ
ꢝ
ꢪ
ꢪ
ꢛ
ꢢ
ꢧ
ꢤ
ꢣ
ꢣ
ꢣ
ꢛ
ꢞ
ꢯ
ꢜ
ꢠ
ꢰ
ꢣ
ꢣ
ꢥ
ꢦ
ꢡ
ꢧ
ꢣ
ꢢ
ꢦ
ꢢ
ꢮ
ꢞ
ꢝ
ꢛ
ꢠ
ꢟ
ꢧ
ꢛ
ꢟ
ꢢ
ꢢ
ꢪ
ꢣ
ꢪ
ꢋ
Copyright 2003, Texas Instruments Incorporated
ꢏ ꢛ ꢜ ꢝ ꢞꢟ ꢠꢡ ꢢꢣ ꢡꢞ ꢤꢜ ꢥꢦ ꢧꢛ ꢢ ꢢꢞ ꢨꢕ ꢄꢌ ꢗꢔ ꢘ ꢌꢈꢩꢂ ꢈꢂꢊ ꢧꢥꢥ ꢜꢧ ꢝ ꢧ ꢤꢪ ꢢꢪꢝ ꢣ ꢧ ꢝ ꢪ ꢢꢪ ꢣꢢꢪ ꢟ
ꢝ
ꢞ
ꢡ
ꢢ
ꢞ
ꢝ
ꢤ
ꢢ
ꢞ
ꢣ
ꢜ
ꢦ
ꢯ
ꢦ
ꢡ
ꢪ
ꢝ
ꢢ
ꢪ
ꢝ
ꢞ
ꢯ
ꢆ
ꢪ
ꢱ
ꢧ
ꢕ
ꢛ
ꢤ
ꢪ
ꢣ
ꢢ
ꢧ
ꢛ
ꢟ
ꢝ
ꢟ
ꢧ
ꢢ ꢪ ꢣ ꢢꢦ ꢛꢭ ꢞꢯ ꢧ ꢥꢥ ꢜꢧ ꢝ ꢧ ꢤ ꢪ ꢢ ꢪ ꢝ ꢣ ꢋ
ꢝ
ꢧ
ꢛ
ꢢ
ꢮ
ꢋ
ꢗ
ꢝ
ꢞ
ꢟ
ꢢ
ꢦ
ꢞ
ꢡ
ꢪ
ꢣ
ꢦ
ꢛ
ꢟ
ꢞ
ꢪ
ꢞ
ꢢ
ꢛ
ꢪ
ꢡ
ꢪ
ꢣ
ꢧ
ꢝ
ꢦ
ꢥ
ꢦ
ꢛ
ꢡ
ꢥ
ꢠ
ꢠ ꢛꢥ ꢪꢣꢣ ꢞ ꢢꢫꢪ ꢝ ꢬꢦ ꢣꢪ ꢛ ꢞꢢꢪ ꢟꢋ ꢏ ꢛ ꢧꢥ ꢥ ꢞ ꢢꢫꢪ ꢝ ꢜꢝ ꢞ ꢟꢠꢡ ꢢꢣ ꢊ ꢜꢝ ꢞ ꢟꢠꢡ ꢢꢦꢞ ꢛ
ꢢ
ꢜ
ꢝ
ꢞ
ꢡ
ꢪ
ꢣ
ꢣ
ꢦ
ꢛ
ꢭ
ꢟ
ꢞ
ꢪ
ꢣ
ꢛ
ꢞ
ꢢ
ꢛ
ꢪ
ꢡ
ꢪ
ꢣ
ꢣ
ꢧ
ꢝ
ꢦ
ꢥ
ꢮ
ꢦ
ꢛ
ꢡ
ꢥ
ꢠ
ꢟ
ꢪ
ꢢ
ꢪ
ꢣ
ꢦ
ꢛ
ꢭ
ꢞ
ꢯ
ꢧ
ꢥ
ꢥ
ꢜ
ꢧ
ꢝ
ꢧ
ꢤ
ꢪ
ꢢ
ꢪ
ꢝ
ꢣ
ꢋ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265