5秒后页面跳转
5962-9950901QSA PDF预览

5962-9950901QSA

更新时间: 2024-11-04 05:05:43
品牌 Logo 应用领域
德州仪器 - TI 锁存器逻辑集成电路输出元件信息通信管理驱动
页数 文件大小 规格书
16页 472K
描述
3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS

5962-9950901QSA 技术参数

是否无铅: 不含铅是否Rohs认证: 不符合
生命周期:Active零件包装代码:DFP
包装说明:DFP, FL20,.3针数:20
Reach Compliance Code:not_compliantHTS代码:8542.39.00.01
Factory Lead Time:6 weeks风险等级:5.54
控制类型:ENABLE LOW计数方向:UNIDIRECTIONAL
系列:LVTJESD-30 代码:R-GDFP-F20
JESD-609代码:e0长度:13.09 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.064 A位数:8
功能数量:1端口数量:2
端子数量:20最高工作温度:125 °C
最低工作温度:-55 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DFP封装等效代码:FL20,.3
封装形状:RECTANGULAR封装形式:FLATPACK
包装方法:TUBE峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 V最大电源电流(ICC):5 mA
Prop。Delay @ Nom-Sup:4.1 ns传播延迟(tpd):5.1 ns
认证状态:Qualified筛选级别:MIL-PRF-38535 Class Q
座面最大高度:2.54 mm子类别:Bus Driver/Transceiver
最大供电电压 (Vsup):3.6 V最小供电电压 (Vsup):2.7 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:BICMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:FLAT
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:6.92 mm

5962-9950901QSA 数据手册

 浏览型号5962-9950901QSA的Datasheet PDF文件第2页浏览型号5962-9950901QSA的Datasheet PDF文件第3页浏览型号5962-9950901QSA的Datasheet PDF文件第4页浏览型号5962-9950901QSA的Datasheet PDF文件第5页浏览型号5962-9950901QSA的Datasheet PDF文件第6页浏览型号5962-9950901QSA的Datasheet PDF文件第7页 
ꢈ ꢋꢈ ꢌꢅ ꢍꢎꢆ ꢏ ꢐꢆꢍꢄ ꢆ ꢑꢍꢁꢀ ꢒꢍꢑꢓ ꢁꢆ ꢔꢌꢆ ꢕꢒ ꢓ ꢄꢍꢆꢐ ꢇ ꢓ  
ꢖ ꢗꢆ ꢇ ꢈ ꢌꢀꢆꢍꢆ ꢓ ꢏ ꢘꢆ ꢒ ꢘꢆ  
SCBS689H − MAY 1997 − REVISED OCTOBER 2003  
SN54LVTH373 . . . J OR W PACKAGE  
SN74LVTH373 . . . DB, DW, NS, OR PW PACKAGE  
(TOP VIEW)  
D
Support Mixed-Mode Signal Operation  
(5-V Input and Output Voltages With  
3.3-V V  
)
CC  
D
D
D
D
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
OLP  
CC  
OE  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
1
2
3
4
5
6
7
8
9
10  
V
CC  
= 3.3 V, T = 25°C  
A
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
LE  
Support Unregulated Battery Operation  
Down to 2.7 V  
I
and Power-Up 3-State Support Hot  
off  
Insertion  
Bus Hold on Data Inputs Eliminates the  
Need for External Pullup/Pulldown  
Resistors  
GND  
D
D
Latch-Up Performance Exceeds 500 mA Per  
JESD 17  
SN54LVTH373 . . . FK PACKAGE  
(TOP VIEW)  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
description/ordering information  
3
2
1 20 19  
18  
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
6D  
4
5
6
7
8
17  
16  
15  
14  
These octal latches are designed specifically for  
low-voltage (3.3-V) V  
operation, but with the  
CC  
capability to provide a TTL interface to a  
5-V system environment.  
9 10 11 12 13  
While the latch-enable (LE) input is high, the Q  
outputs follow the data (D) inputs. When LE is  
taken low, the Q outputs are latched at the logic  
levels set up at the D inputs.  
A buffered output-enable (OE) input can be used to place the eight outputs in either a normal logic state (high  
or low logic levels) or the high-impedance state. In the high-impedance state, the outputs neither load nor drive  
the bus lines significantly. The high-impedance state and increased drive provide the capability to drive bus  
lines without need for interface or pullup components.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
Tube  
SN74LVTH373DW  
SN74LVTH373DWR  
SN74LVTH373NSR  
SN74LVTH373DBR  
SN74LVTH373PW  
SN74LVTH373PWR  
SNJ54LVTH373J  
SOIC − DW  
LVTH373  
Tape and reel  
Tape and reel  
Tape and reel  
Tube  
SOP − NS  
LVTH373  
LXH373  
−40°C to 85°C  
−55°C to 125°C  
SSOP − DB  
TSSOP − PW  
LXH373  
Tape and reel  
Tube  
CDIP − J  
CFP − W  
LCCC - FK  
SNJ54LVTH373J  
SNJ54LVTH373W  
SNJ54LVTH373FK  
Tube  
SNJ54LVTH373W  
SNJ54LVTH373FK  
Tube  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2003, Texas Instruments Incorporated  
ꢏ ꢙ ꢚ ꢛ ꢜꢝ ꢞꢟ ꢠꢡ ꢟꢜ ꢢꢚ ꢣꢤ ꢥꢙ ꢠ ꢠꢜ ꢦꢗ ꢄꢌ ꢒꢑ ꢧ ꢌꢈꢨꢂ ꢈꢂꢊ ꢥꢣꢣ ꢚꢥ ꢛ ꢥ ꢢꢩ ꢠꢩꢛ ꢡ ꢥ ꢛ ꢩ ꢠꢩ ꢡꢠꢩ ꢝ  
ꢠ ꢩ ꢡ ꢠꢤ ꢙꢬ ꢜꢮ ꢥ ꢣꢣ ꢚꢥ ꢛ ꢥ ꢢ ꢩ ꢠ ꢩ ꢛ ꢡ ꢋ  
ꢞ ꢙꢣ ꢩꢡꢡ ꢜ ꢠꢪꢩ ꢛ ꢫꢤ ꢡꢩ ꢙ ꢜꢠꢩ ꢝꢋ ꢏ ꢙ ꢥꢣ ꢣ ꢜ ꢠꢪꢩ ꢛ ꢚꢛ ꢜ ꢝꢞꢟ ꢠꢡ ꢊ ꢚꢛ ꢜ ꢝꢞꢟ ꢠꢤꢜ ꢙ  
ꢜꢟ  
ꢩꢛ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

5962-9950901QSA 替代型号

型号 品牌 替代类型 描述 数据表
SNJ54LVTH373W TI

完全替代

3.3-V ABT OCTAL TRANSPARENT D-TYPE LATCHES WITH 3-STATE OUTPUTS
5962-9951001QSA TI

完全替代

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
SNJ54LVTH374W TI

完全替代

3.3 V ABT OCTAL EDGE TRIGGERED D TYPE FLIP FLOPS WITH 3 STATE OUTPUTS

与5962-9950901QSA相关器件

型号 品牌 获取价格 描述 数据表
5962-9951001Q2A TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9951001QRA TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9951001QRX TI

获取价格

LVT SERIES, OCTAL 1-BIT DRIVER, TRUE OUTPUT, CDIP20, CERAMIC, DIP-20
5962-9951001QSA TI

获取价格

3.3-V ABT OCTAL EDGE-TRIGGERED D-TYPE FLIP-FLOPS WITH 3-STATE OUTPUTS
5962-9951401NXB XILINX

获取价格

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)
5962-9951401NXX XILINX

获取价格

Configuration Memory, 1MX1, Serial, CMOS, PDSO20, PLASTIC, MS-013AC, SOP-20
5962-9951401QXB XILINX

获取价格

Configuration Memory, 1MX1, PDSO20, PLASTIC, SOIC-20
5962-9951401QXX XILINX

获取价格

Configuration Memory
5962-9951401QYA XILINX

获取价格

QPro Series Configuration PROMs (XQ) including Radiation-Hardened Series (XQR)
5962-9951401QYX WEDC

获取价格

Configuration Memory, 1MX1, Serial, CMOS, CQCC44, CERAMIC, LCC-44