5秒后页面跳转
SNJ54ALS273W PDF预览

SNJ54ALS273W

更新时间: 2024-09-15 00:34:47
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
18页 831K
描述
OCTAL D-TYPE FLIP-FLOPS WITH CLEAR

SNJ54ALS273W 数据手册

 浏览型号SNJ54ALS273W的Datasheet PDF文件第2页浏览型号SNJ54ALS273W的Datasheet PDF文件第3页浏览型号SNJ54ALS273W的Datasheet PDF文件第4页浏览型号SNJ54ALS273W的Datasheet PDF文件第5页浏览型号SNJ54ALS273W的Datasheet PDF文件第6页浏览型号SNJ54ALS273W的Datasheet PDF文件第7页 
SN54ALS273, SN74ALS273  
OCTAL D-TYPE FLIP-FLOPS  
WITH CLEAR  
SDAS218A – APRIL 1982 – REVISED DECEMBER 1994  
SN54ALS273 . . . J PACKAGE  
SN74ALS273 . . . DW OR N PACKAGE  
(TOP VIEW)  
Contain Eight Flip-Flops With Single-Rail  
Outputs  
Buffered Clock and Direct-Clear Inputs  
Individual Data Input to Each Flip-Flop  
Applications Include:  
Buffer/Storage Registers  
Shift Registers  
1
2
3
4
5
6
7
8
9
10  
20  
19  
18  
17  
16  
15  
14  
13  
12  
11  
CLR  
1Q  
1D  
2D  
2Q  
3Q  
3D  
4D  
4Q  
V
CC  
8Q  
8D  
7D  
7Q  
6Q  
6D  
5D  
5Q  
CLK  
Pattern Generators  
Package Options Include Plastic  
Small-Outline (DW) Packages, Ceramic  
Chip Carriers (FK), and Standard Plastic (N)  
and Ceramic (J) 300-mil DIPs  
GND  
description  
SN54ALS273 . . . FK PACKAGE  
(TOP VIEW)  
These octal positive-edge-triggered flip-flops  
utilize TTL circuitry to implement D-type flip-flop  
logic with a direct-clear (CLR) input.  
Information at the data (D) inputs meeting the  
setup-time requirements is transferred to the  
Q outputs on the positive-going edge of the clock  
(CLK)pulse. Clocktriggeringoccursataparticular  
voltage level and is not directly related to the  
transition time of the positive-going pulse. When  
CLK is at either the high or low level, the D input  
signal has no effect at the output.  
3
2
1
20 19  
18  
4
5
6
7
8
2D  
2Q  
3Q  
3D  
4D  
8D  
7D  
7Q  
6Q  
6D  
17  
16  
15  
14  
9 10 11 12 13  
The SN54ALS273 is characterized for operation  
over the full military temperature range of 55°C  
to 125°C. The SN74ALS273 is characterized for  
operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
CLK  
D
X
H
L
CLR  
L
X
L
H
L
H
H
H
H or L  
X
Q
0
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SNJ54ALS273W相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ALS27AFK TI

获取价格

军用 3 通道、3 输入、4.5V 至 5.5V 双极或非门 | FK | 20 | -5
SNJ54ALS27AJ TI

获取价格

军用 3 通道、3 输入、4.5V 至 5.5V 双极或非门 | J | 14 | -55
SNJ54ALS27AW TI

获取价格

军用 3 通道、3 输入、4.5V 至 5.5V 双极或非门 | W | 14 | -55
SNJ54ALS280J TI

获取价格

ALS SERIES, 9-BIT PARITY GENERATOR/CHECKER, COMPLEMENTARY OUTPUT, CDIP14
SNJ54ALS28AFH TI

获取价格

IC,LOGIC GATE,QUAD 2-INPUT NOR,ALS-TTL,LLCC,20PIN,CERAMIC
SNJ54ALS29806FK ROCHESTER

获取价格

Identity Comparator, ALS Series, 6-Bit, Inverted Output, TTL, CQCC28
SNJ54ALS29821JT ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 10-Bit, True Output, TTL, CDIP24, 0.300 INCH, CERAMIC, DIP
SNJ54ALS29821JT TI

获取价格

具有三态输出的 10 位总线接口触发器 | JT | 24 | -55 to 125
SNJ54ALS29824FK ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 9-Bit, Inverted Output, TTL, CQCC28
SNJ54ALS29824JT ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 9-Bit, Inverted Output, TTL, CDIP24