5秒后页面跳转
SNJ54ALS29821JT PDF预览

SNJ54ALS29821JT

更新时间: 2024-09-16 11:07:59
品牌 Logo 应用领域
德州仪器 - TI 驱动触发器总线驱动器总线收发器
页数 文件大小 规格书
6页 92K
描述
具有三态输出的 10 位总线接口触发器 | JT | 24 | -55 to 125

SNJ54ALS29821JT 数据手册

 浏览型号SNJ54ALS29821JT的Datasheet PDF文件第2页浏览型号SNJ54ALS29821JT的Datasheet PDF文件第3页浏览型号SNJ54ALS29821JT的Datasheet PDF文件第4页浏览型号SNJ54ALS29821JT的Datasheet PDF文件第5页浏览型号SNJ54ALS29821JT的Datasheet PDF文件第6页 
SN54ALS29821, SN74ALS29821  
10-BIT BUS-INTERFACE FLIP-FLOPS  
WITH 3-STATE OUTPUTS  
SDAS145B – JANUARY 1986 – REVISED JANUARY 1995  
SN54ALS29821 . . . JT PACKAGE  
SN74ALS29821 . . . DW OR NT PACKAGE  
(TOP VIEW)  
Functionally Equivalent to AMD’s AM29821  
Provide Extra Data Width Necessary for  
Wider Address/Data Paths or Buses With  
Parity  
OE  
1D  
2D  
3D  
4D  
5D  
6D  
7D  
8D  
V
CC  
1
2
3
4
5
6
7
8
9
24  
Outputs Have Undershoot-Protection  
23 1Q  
22 2Q  
21 3Q  
20 4Q  
19 5Q  
18 6Q  
17 7Q  
16 8Q  
15 9Q  
14 10Q  
13 CLK  
Circuitry  
Power-Up High-Impedance State  
Buffered Control Inputs Reduce  
dc Loading Effects  
Package Options Include Plastic  
Small-Outline (DW) Packages and Standard  
Plastic (NT) and Ceramic (JT) 300-mil DIPs  
9D 10  
10D 11  
GND 12  
description  
These 10-bit edge-triggered D-type flip-flops  
feature 3-state outputs designed specifically for  
driving highly capacitive or relatively low-impedance loads. These devices are particularly suitable for  
implementing wider buffer registers, I/O ports, bidirectional bus drivers with parity, and working registers.  
On the positive transition of the clock (CLK) input, the Q outputs are true to the data (D) input.  
A buffered output-enable (OE) input can place the ten outputs in either a normal logic state (high or low logic  
levels) or a high-impedance state. The outputs also are in the high-impedance state during power-up and  
power-down conditions. The outputs remain in the high-impedance state while the device is powered down. In  
the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance  
state and increased drive provide the capability to drive bus lines without interface or pullup components.  
OE does not affect the internal operation of the flip-flops. Old data can be retained or new data can be entered  
while the outputs are in the high-impedance state.  
The SN54ALS29821 is characterized for operation over the full military temperature range of 55°C to 125°C.  
The SN74ALS29821 is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
(each flip-flop)  
INPUTS  
OUTPUT  
Q
OE  
L
CLK  
D
H
L
H
L
L
L
L
X
X
X
Q
0
H
Z
Copyright 1995, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SNJ54ALS29821JT 替代型号

型号 品牌 替代类型 描述 数据表
SN74ALS29821DWG4 TI

完全替代

ALS SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24
SN74ALS29821DWR TI

完全替代

ALS SERIES, 10-BIT DRIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-24

与SNJ54ALS29821JT相关器件

型号 品牌 获取价格 描述 数据表
SNJ54ALS29824FK ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 9-Bit, Inverted Output, TTL, CQCC28
SNJ54ALS29824JT ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 9-Bit, Inverted Output, TTL, CDIP24
SNJ54ALS29825JT ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 8-Bit, True Output, TTL, CDIP24
SNJ54ALS29826JT TI

获取价格

ALS SERIES, 8-BIT DRIVER, INVERTED OUTPUT, CDIP24
SNJ54ALS29826JT ROCHESTER

获取价格

Bus Driver, ALS Series, 1-Func, 8-Bit, Inverted Output, TTL, CDIP24
SNJ54ALS299FH TI

获取价格

IC,SHIFT REGISTER,ALS-TTL,LLCC,20PIN,CERAMIC
SNJ54ALS299FK TI

获取价格

具有三态输出的 8 位通用移位/存储寄存器 | FK | 20 | -55 to 125
SNJ54ALS299J TI

获取价格

具有三态输出的 8 位通用移位/存储寄存器 | J | 20 | -55 to 125
SNJ54ALS299W TI

获取价格

具有三态输出的 8 位通用移位/存储寄存器 | W | 20 | -55 to 125
SNJ54ALS30AFK TI

获取价格

8-INPUT POSITIVE-NAND GATES