ꢀꢁꢂ ꢃ ꢄꢅ ꢆꢇ ꢈ ꢉꢂ ꢊꢋ ꢉ
ꢌꢍꢎ ꢄ ꢀꢆꢏ ꢐꢑ ꢒꢒꢊꢒ ꢓꢑꢈ ꢈ ꢔꢓ ꢕ ꢍꢖ ꢖꢔ ꢓ
SCES618 − OCTOBER 2004
D
Qualification in Accordance With
AEC-Q100
D
D
D
I
Supports Partial-Power-Down Mode
off
†
Operation
D
Qualified for Automotive Applications
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
D
Customer-Specific Configuration Control
Can Be Supported Along With
Major-Change Approval
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 1000-V Charged-Device Model (C101)
D
D
D
D
D
D
Supports 5-V V
Operation
CC
Inputs Accept Voltages to 5.5 V
DBV OR DCK PACKAGE
(TOP VIEW)
Max t of 5.4 ns at 3.3 V
pd
Low Power Consumption, 10-µA Max I
CC
1
2
3
6
5
4
24-mA Output Drive at 3.3 V
1A
GND
2A
1Y
V
2Y
Typical V
<0.8 V at V
(Output Ground Bounce)
CC
OLP
CC
= 3.3 V, T = 25°C
A
D
Typical V
(Output V
Undershoot)
OHV
OH
>2 V at V
= 3.3 V, T = 25°C
CC
A
†
Contact factory for details. Q100 qualification data available on
request.
description/ordering information
This dual Schmitt-trigger buffer is designed for 1.65-V to 5.5-V V
operation.
CC
The SN74LVC2G17 contains two buffers and performs the Boolean function Y = A. The device functions as two
independent buffers, but because of Schmitt action, it may have different input threshold levels for positive-going
(V ) and negative-going (V ) signals.
T+
T−
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,
off
off
preventing damaging current backflow through the device when it is powered down.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
‡
SOT (SOT-23) − DBV
SOT (SC-70) − DCK
Reel of 3000
Reel of 3000
SN74LVC2G17QDBVRQ1
SN74LVC2G17QDCKRQ1
C17_
−40°C to 125°C
C7_
†
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
Pin 1 identifier indicates solder-bump composition (1 = SnPb, • = Pb-free).
FUNCTION TABLE
(each inverter)
INPUT
A
OUTPUT
Y
H
L
H
L
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
ꢗ
ꢗ
ꢓ
ꢘ
ꢨ
ꢌ
ꢣ
ꢍ
ꢆ
ꢡ
ꢒ
ꢢ
ꢑ
ꢜ
ꢘ
ꢚ
ꢁ
ꢛ
ꢌ
ꢎ
ꢒ
ꢎ
ꢙ
ꢚ
ꢤ
ꢛ
ꢜ
ꢢ
ꢝ
ꢞ
ꢟ
ꢟ
ꢠ
ꢠ
ꢙ
ꢙ
ꢜ
ꢜ
ꢚ
ꢚ
ꢙ
ꢡ
ꢡ
ꢥ
ꢢ
ꢣ
ꢝ
ꢝ
ꢤ
ꢤ
ꢚ
ꢠ
ꢟ
ꢞ
ꢡ
ꢡ
ꢜ
ꢛ
ꢥ
ꢒꢤ
ꢣ
ꢦ
ꢡ
ꢧ
ꢙ
ꢢ
ꢟ
ꢡ
ꢠ
ꢙ
ꢠ
ꢜ
ꢝ
ꢚ
ꢣ
ꢨ
ꢟ
ꢚ
ꢠ
ꢠ
ꢤ
ꢡ
ꢩ
Copyright 2004, Texas Instruments Incorporated
ꢝ
ꢜ
ꢢ
ꢠ
ꢜ
ꢝ
ꢞ
ꢠ
ꢜ
ꢡ
ꢥ
ꢙ
ꢛ
ꢙ
ꢢ
ꢤ
ꢝ
ꢠ
ꢪ
ꢠ
ꢤ
ꢝ
ꢜ
ꢛ
ꢫ
ꢟ
ꢑ
ꢚ
ꢞ
ꢤ
ꢡ
ꢠ
ꢟ
ꢚ
ꢨ
ꢟ
ꢝ
ꢨ
ꢬ
ꢟ
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ
ꢝ
ꢝ
ꢟ
ꢚ
ꢠ
ꢭ
ꢩ
ꢗ
ꢝ
ꢜ
ꢨ
ꢣ
ꢢ
ꢠ
ꢙ
ꢜ
ꢚ
ꢥ
ꢝ
ꢜ
ꢢ
ꢤ
ꢡ
ꢡ
ꢙ
ꢚ
ꢮ
ꢨ
ꢜ
ꢤ
ꢡ
ꢚ
ꢜ
ꢠ
ꢚ
ꢤ
ꢢ
ꢤ
ꢡ
ꢡ
ꢟ
ꢝ
ꢙ
ꢧ
ꢭ
ꢙ
ꢚ
ꢢ
ꢧ
ꢣ
ꢨ
ꢤ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265