5秒后页面跳转
SN74LVC2G126DCT PDF预览

SN74LVC2G126DCT

更新时间: 2024-01-22 21:50:04
品牌 Logo 应用领域
德州仪器 - TI 驱动光电二极管输出元件逻辑集成电路
页数 文件大小 规格书
9页 126K
描述
LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8

SN74LVC2G126DCT 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
零件包装代码:SOIC包装说明:LSSOP, SSOP8,.16
针数:8Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.44
控制类型:ENABLE HIGH系列:LVC/LCX/Z
JESD-30 代码:R-PDSO-G8长度:2.95 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.024 A位数:1
功能数量:2端口数量:2
端子数量:8最高工作温度:85 °C
最低工作温度:-40 °C输出特性:3-STATE
输出极性:TRUE封装主体材料:PLASTIC/EPOXY
封装代码:LSSOP封装等效代码:SSOP8,.16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, LOW PROFILE, SHRINK PITCH
包装方法:TAPE AND REEL峰值回流温度(摄氏度):NOT SPECIFIED
电源:3.3 VProp。Delay @ Nom-Sup:4 ns
传播延迟(tpd):9.8 ns认证状态:Not Qualified
座面最大高度:1.3 mm子类别:Bus Driver/Transceivers
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):1.65 V
标称供电电压 (Vsup):1.8 V表面贴装:YES
技术:CMOS温度等级:INDUSTRIAL
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:2.8 mmBase Number Matches:1

SN74LVC2G126DCT 数据手册

 浏览型号SN74LVC2G126DCT的Datasheet PDF文件第2页浏览型号SN74LVC2G126DCT的Datasheet PDF文件第3页浏览型号SN74LVC2G126DCT的Datasheet PDF文件第4页浏览型号SN74LVC2G126DCT的Datasheet PDF文件第5页浏览型号SN74LVC2G126DCT的Datasheet PDF文件第6页浏览型号SN74LVC2G126DCT的Datasheet PDF文件第7页 
SN74LVC2G126  
DUAL BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
SCES205C – APRIL 1999 – REVISED FEBRUARY 2000  
DCT OR DCU PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
I
Supports Partial-Power-Down Mode  
off  
1OE  
1A  
2Y  
V
CC  
2OE  
1Y  
2A  
1
2
3
4
8
7
6
5
Operation  
Supports 5-V V  
Operation  
CC  
GND  
Package Options Include Plastic Thin  
Shrink Small-Outline (DCT, DCU) Packages  
description  
This dual bus buffer gate is designed for 1.65-V to 5.5-V V  
operation.  
CC  
The SN74LVC2G126 is a dual bus driver/line driver with 3-state outputs. The outputs are disabled when the  
associated output-enable (OE) input is low.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
This device is fully specified for partial-power-down applications using I . The I circuitry disables the outputs,  
off  
off  
preventing damaging current backflow through the device when it is powered down.  
The SN74LVC2G126 is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
logic symbol  
1
2
7
5
1OE  
1A  
EN  
6
3
1Y  
2Y  
2OE  
2A  
This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 2000, Texas Instruments Incorporated  
PRODUCT PREVIEW information concerns products in the formative or  
design phase of development. Characteristic data and other  
specifications are design goals. Texas Instruments reserves the right to  
change or discontinue these products without notice.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC2G126DCT相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2G126DCTR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCU TI

获取价格

LVC/LCX/Z SERIES, DUAL 1-BIT DRIVER, TRUE OUTPUT, PDSO8, PLASTIC, TSSOP-8
SN74LVC2G126DCUR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126DCUT TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126-EP TI

获取价格

具有三态输出的增强型产品 2 通道、1.65V 至 5.5V 缓冲器
SN74LVC2G126YEAR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126YEPR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126YZAR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G126YZPR TI

获取价格

DUAL BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC2G132 TI

获取价格

DUAL 2-INPUT NAND GATE WITH SCHMITT-TRIGGER INPUTS