5秒后页面跳转
SN74LVC2952ADB PDF预览

SN74LVC2952ADB

更新时间: 2024-11-23 23:06:23
品牌 Logo 应用领域
德州仪器 - TI 总线收发器输出元件
页数 文件大小 规格书
10页 155K
描述
OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS

SN74LVC2952ADB 数据手册

 浏览型号SN74LVC2952ADB的Datasheet PDF文件第2页浏览型号SN74LVC2952ADB的Datasheet PDF文件第3页浏览型号SN74LVC2952ADB的Datasheet PDF文件第4页浏览型号SN74LVC2952ADB的Datasheet PDF文件第5页浏览型号SN74LVC2952ADB的Datasheet PDF文件第6页浏览型号SN74LVC2952ADB的Datasheet PDF文件第7页 
SN74LVC2952A  
OCTAL BUS TRANSCEIVER AND REGISTER  
WITH 3-STATE OUTPUTS  
SCAS311F – JANUARY 1993 – REVISED JUNE 1998  
DB, DW, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
B8  
B7  
B6  
B5  
B4  
V
CC  
1
2
3
4
5
6
7
8
9
24  
23  
22  
21  
= 3.3 V, T = 25°C  
CC  
A
A8  
A7  
A6  
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
OH  
= 3.3 V, T = 25°C  
CC  
A
20 A5  
A4  
Power Off Disables Outputs, Permitting  
Live Insertion  
B3  
B2  
19  
18 A3  
Supports Mixed-Mode Signal Operation on  
All Ports (5-V Input/Output Voltage With  
B1  
OEAB  
CLKAB 10  
CLKENAB 11  
GND 12  
17 A2  
16 A1  
3.3-V V  
)
CC  
15 OEBA  
14 CLKBA  
13 CLKENBA  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Package Options Include Plastic  
Small-Outline (DW), Shrink Small-Outline  
(DB), and Thin Shrink Small-Outline (PW)  
Packages  
description  
This octal bus transceiver and register is designed for 1.65-V to 3.6-V V  
operation.  
CC  
The SN74LVC2952A consists of two 8-bit back-to-back registers that store data flowing in both directions  
between two bidirectional buses. Data on the A or B bus is stored in the registers on the low-to-high transition  
of the clock (CLKAB or CLKBA) input, provided that the clock-enable (CLKENAB or CLKENBA) input is low.  
Taking the output-enable (OEAB or OEBA) input low accesses the data on either port.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
To ensure the high-impedance state during power up or power down, OE should be tied to V through a pullup  
CC  
resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver.  
The SN74LVC2952A is characterized for operation from –40°C to 85°C.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN74LVC2952ADB相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC2952ADBLE TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADBR TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADBRE4 TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADGVR TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADW TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADWE4 TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADWG4 TI

获取价格

LVC/LCX/Z SERIES, 8-BIT REGISTERED TRANSCEIVER, TRUE OUTPUT, PDSO24, GREEN, PLASTIC, SOIC-
SN74LVC2952ADWR TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ADWRE4 TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS
SN74LVC2952ANSR TI

获取价格

OCTAL BUS TRANSCEIVER AND REGISTER WITH 3-STATE OUTPUTS