ꢀꢁ ꢂꢃ ꢄꢅ ꢆꢇ ꢈ ꢂꢉ
ꢓ
ꢀ
ꢊ
ꢁ
ꢈ
ꢄ
ꢋ
ꢌ
ꢍ
ꢀ
ꢊ
ꢎ
ꢊ
ꢅ
ꢋ
ꢏ
ꢋ
ꢐ
ꢈ
ꢋ
ꢏ
ꢎ
ꢑ
ꢊ
ꢈ
ꢈ
ꢋ
ꢑ
ꢋ
ꢐ
ꢐ
ꢏ
ꢎ
ꢒ
ꢌ
ꢋ
ꢓ
ꢄ
ꢊ
ꢌ
ꢏ
ꢄ
ꢍ
ꢌ
SCES220N − APRIL 1999 − REVISED SEPTEMBER 2003
DBV OR DCK PACKAGE
(TOP VIEW)
D
Available in the Texas Instruments
NanoStar and NanoFree Packages
Supports 5-V V Operation
D
D
D
D
D
D
D
D
CC
1
2
3
5
4
D
CLK
GND
V
CC
Inputs Accept Voltages to 5.5 V
Max t of 4 ns at 3.3 V
pd
Low Power Consumption, 10-µA Max I
Q
CC
YEA, YEP, YZA, OR YZP PACKAGE
(BOTTOM VIEW)
24-mA Output Drive at 3.3 V
I
Supports Partial-Power-Down Mode
off
Operation
3 4
2
GND
CLK
D
Q
Latch-Up Performance Exceeds 100 mA Per
JESD 78, Class II
1 5
V
CC
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
− 1000-V Charged-Device Model (C101)
description/ordering information
This single positive-edge-triggered D-type flip-flop is designed for 1.65-V to 5.5-V V
operation.
CC
When data at the data (D) input meets the setup time requirement, the data is transferred to the Q output on
the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related
to the rise time of the clock pulse. Following the hold-time interval, data at the D input can be changed without
affecting the level at the output.
NanoStar and NanoFree package technology is a major breakthrough in IC packaging concepts, using the
die as the package.
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
T
A
PACKAGE
‡
NanoStar − WCSP (DSBGA)
0.17-mm Small Bump − YEA
SN74LVC1G79YEAR
SN74LVC1G79YZAR
SN74LV1G79YEPR
SN74LV1G79YZPR
NanoFree − WCSP (DSBGA)
0.17-mm Small Bump − YZA (Pb-free)
Reel of 3000
_ _ _CR_
NanoStar − WCSP (DSBGA)
0.23-mm Large Bump − YEP
−40°C to 85°C
NanoFree − WCSP (DSBGA)
0.23-mm Large Bump − YZP (Pb-free)
Reel of 3000
Reel of 250
Reel of 3000
SN74LVC1G79DBVR
SN74LVC1G79DBVT
SN74LVC1G79DCKR
SOT (SOT-23) − DBV
SOT (SC-70) − DCK
C79_
CR_
Reel of 250
SN74LVC1G79DCKT
†
‡
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at
www.ti.com/sc/package.
DBV/DCK: The actual top-side marking has one additional character that designates the assembly/test site.
YEA/YZA, YEP/YZP: The actual top-side marking has three preceding characters to denote year, month, and sequence code,
and one following character to designate the assembly/test site. Pin 1 identifier indicates solder-bump composition
(1 = SnPb, • = Pb-free).
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
NanoStar and NanoFree are trademarks of Texas Instruments.
ꢌ
ꢌ
ꢑ
ꢍ
ꢥ
ꢐ
ꢠ
ꢔ
ꢆ
ꢞ
ꢎ
ꢟ
ꢊ
ꢙ
ꢍ
ꢗ
ꢁ
ꢘ
ꢐ
ꢕ
ꢎ
ꢕ
ꢖ
ꢗ
ꢡ
ꢘ
ꢙ
ꢟ
ꢚ
ꢛ
ꢜ
ꢜ
ꢝ
ꢝ
ꢖ
ꢖ
ꢙ
ꢙ
ꢗ
ꢗ
ꢖ
ꢞ
ꢞ
ꢢ
ꢟ
ꢠ
ꢚ
ꢚ
ꢡ
ꢡ
ꢗ
ꢝ
ꢜ
ꢛ
ꢞ
ꢞ
ꢙ
ꢘ
ꢢ
ꢎꢡ
ꢠ
ꢣ
ꢞ
ꢤ
ꢖ
ꢟ
ꢜ
ꢞ
ꢝ
ꢖ
ꢝ
ꢙ
ꢚ
ꢗ
ꢠ
ꢥ
ꢜ
ꢗ
ꢝ
ꢝ
ꢡ
ꢞ
ꢦ
Copyright 2003, Texas Instruments Incorporated
ꢚ
ꢙ
ꢟ
ꢝ
ꢙ
ꢚ
ꢛ
ꢝ
ꢙ
ꢞ
ꢢ
ꢖ
ꢘ
ꢖ
ꢟ
ꢡ
ꢚ
ꢝ
ꢧ
ꢝ
ꢡ
ꢚ
ꢙ
ꢘ
ꢨ
ꢜ
ꢊ
ꢗ
ꢛ
ꢡ
ꢞ
ꢝ
ꢜ
ꢗ
ꢥ
ꢜ
ꢚ
ꢥ
ꢩ
ꢜ
ꢝ ꢡ ꢞ ꢝꢖ ꢗꢫ ꢙꢘ ꢜ ꢤꢤ ꢢꢜ ꢚ ꢜ ꢛ ꢡ ꢝ ꢡ ꢚ ꢞ ꢦ
ꢚ
ꢚ
ꢜ
ꢗ
ꢝ
ꢪ
ꢦ
ꢌ
ꢚ
ꢙ
ꢥ
ꢠ
ꢟ
ꢝ
ꢖ
ꢙ
ꢗ
ꢢ
ꢚ
ꢙ
ꢟ
ꢡ
ꢞ
ꢞ
ꢖ
ꢗ
ꢫ
ꢥ
ꢙ
ꢡ
ꢞ
ꢗ
ꢙ
ꢝ
ꢗ
ꢡ
ꢟ
ꢡ
ꢞ
ꢞ
ꢜ
ꢚ
ꢖ
ꢤ
ꢪ
ꢖ
ꢗ
ꢟ
ꢤ
ꢠ
ꢥ
ꢡ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265