5秒后页面跳转
SN74LVC126A-Q1 PDF预览

SN74LVC126A-Q1

更新时间: 2024-11-04 12:22:31
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
10页 227K
描述
QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

SN74LVC126A-Q1 数据手册

 浏览型号SN74LVC126A-Q1的Datasheet PDF文件第2页浏览型号SN74LVC126A-Q1的Datasheet PDF文件第3页浏览型号SN74LVC126A-Q1的Datasheet PDF文件第4页浏览型号SN74LVC126A-Q1的Datasheet PDF文件第5页浏览型号SN74LVC126A-Q1的Datasheet PDF文件第6页浏览型号SN74LVC126A-Q1的Datasheet PDF文件第7页 
SN74LVC126A-Q1  
www.ti.com .................................................................................................................................................. SCAS763BFEBRUARY 2004REVISED APRIL 2008  
QUADRUPLE BUS BUFFER GATE  
WITH 3-STATE OUTPUTS  
1
FEATURES  
Qualified for Automotive Applications  
Operates From 1.65 V to 3.6 V  
Inputs Accept Voltages to 5.5 V  
Max tpd of 4.7 ns at 3.3 V  
D OR PW PACKAGE  
(TOP VIEW)  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
1OE  
1A  
V
CC  
4OE  
4A  
Typical VOLP (Output Ground Bounce) <0.8 V at  
VCC = 3.3 V, TA = 25°C  
1Y  
2OE  
2A  
4Y  
Typical VOHV (Output VOH Undershoot) >2 V at  
VCC = 3.3 V, TA = 25°C  
3OE  
3A  
2Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
8
GND  
3Y  
ESD Protection Exceeds JESD 22  
2000-V Human-Body Model (A114-A)  
200-V Machine Model (A115-A)  
DESCRIPTION/ORDERING INFORMATION  
This quadruple bus buffer gate is designed for 1.65-V to 3.6-V VCC operation.  
The SN74LVC126A features independent line drivers with 3-state outputs. Each output is disabled when the  
associated output-enable (OE) input is low.  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of this device as a translator in  
a mixed 3.3-V/5-V system environment.  
ORDERING INFORMATION(1)  
TA  
PACKAGE(2)  
Reel of 2500  
Reel of 2000  
ORDERABLE PART NUMBER  
SN74LVC126AQDRQ1  
TOP-SIDE MARKING  
LC126AQ  
SOIC – D  
–40°C to 125°C  
TSSOP – PW  
SN74LVC126AQPWRQ1  
LC126AQ  
(1) For the most current package and ordering information, see the Package Option Addendum at the end of this document, or see the TI  
web site at www.ti.com.  
(2) Package drawings, thermal data, and symbolization are available at www.ti.com/packaging.  
FUNCTION TABLE  
(EACH BUFFER)  
INPUTS  
OE  
OUTPUT  
Y
A
H
L
H
H
L
H
L
X
Z
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2004–2008, Texas Instruments Incorporated  

SN74LVC126A-Q1 替代型号

型号 品牌 替代类型 描述 数据表
SN74LVC126A TI

功能相似

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS

与SN74LVC126A-Q1相关器件

型号 品牌 获取价格 描述 数据表
SN74LVC126AQDRG4Q1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126AQDRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126AQPWRQ1 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ARGYR TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC126ARGYRG4 TI

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
SN74LVC137A TI

获取价格

3-LINE TO 8-LINE DECODER/DEMULTIPLEXER WITH ADDRESS LATCHES
SN74LVC137AD TI

获取价格

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, PLASTIC, SOIC-16
SN74LVC137ADB TI

获取价格

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, PLASTIC, SSOP-16
SN74LVC137ADBLE TI

获取价格

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, SSOP-16
SN74LVC137ADBR TI

获取价格

LVC/LCX/Z SERIES, OTHER DECODER/DRIVER, INVERTED OUTPUT, PDSO16, PLASTIC, SSOP-16