5秒后页面跳转
SN74LV123APWT PDF预览

SN74LV123APWT

更新时间: 2024-11-04 05:17:11
品牌 Logo 应用领域
德州仪器 - TI 预分频器多谐振动器触发器逻辑集成电路光电二极管输入元件时钟
页数 文件大小 规格书
23页 531K
描述
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

SN74LV123APWT 技术参数

是否无铅:不含铅是否Rohs认证:符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantHTS代码:8542.39.00.01
Factory Lead Time:1 week风险等级:1.18
Is Samacsys:N其他特性:EDGE TRIGGERED FROM ACTIVE-HIGH OR ACTIVE-LOW GATED LOGIC INPUTS
系列:LV/LV-A/LVX/HJESD-30 代码:R-PDSO-G16
JESD-609代码:e4长度:5 mm
负载电容(CL):50 pF逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR
最大I(ol):0.012 A湿度敏感等级:1
位数:2数据/时钟输入次数:2
功能数量:2端子数量:16
最高工作温度:125 °C最低工作温度:-40 °C
输出极性:COMPLEMENTARY封装主体材料:PLASTIC/EPOXY
封装代码:TSSOP封装等效代码:TSSOP16,.25
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
包装方法:TR峰值回流温度(摄氏度):260
电源:2.5/5 V最大电源电流(ICC):0.02 mA
传播延迟(tpd):42 ns认证状态:Not Qualified
施密特触发器:YES座面最大高度:1.2 mm
子类别:Prescaler/Multivibrators最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):2.5 V
表面贴装:YES技术:CMOS
温度等级:AUTOMOTIVE端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
宽度:4.4 mmBase Number Matches:1

SN74LV123APWT 数据手册

 浏览型号SN74LV123APWT的Datasheet PDF文件第2页浏览型号SN74LV123APWT的Datasheet PDF文件第3页浏览型号SN74LV123APWT的Datasheet PDF文件第4页浏览型号SN74LV123APWT的Datasheet PDF文件第5页浏览型号SN74LV123APWT的Datasheet PDF文件第6页浏览型号SN74LV123APWT的Datasheet PDF文件第7页 
ꢖ ꢑꢐ ꢗ ꢀꢘ ꢗꢔꢑ ꢐꢐꢙꢐ ꢎꢑꢒ ꢒ ꢏ ꢎ ꢑ ꢁꢚ ꢍ ꢐꢀ  
SCLS393O − APRIL 1998 − REVISED OCTOBER 2005  
D
D
D
D
D
D
D
2-V to 5.5-V V  
Operation  
D
D
D
D
D
I
Supports Partial-Power-Down Mode  
CC  
off  
Operation  
Max t of 11 ns at 5 V  
pd  
Retriggerable for Very Long Output Pulses,  
up to 100% Duty Cycle  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
OLP  
CC  
= 3.3 V, T = 25°C  
A
Overriding Clear Terminates Output Pulse  
Glitch-Free Power-Up Reset on Outputs  
Typical V  
>2.3 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
Support Mixed-Mode Voltage Operation on  
All Ports  
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
Schmitt-Trigger Circuitry on A, B, and CLR  
Inputs for Slow Input Transition Rates  
D
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Edge Triggered From Active-High or  
Active-Low Gated Logic Inputs  
− 1000-V Charged-Device Model (C101)  
SN74LV123A . . . RGY PACKAGE  
(TOP VIEW)  
SN54LV123A . . . FK PACKAGE  
(TOP VIEW)  
SN54LV123A . . . J OR W PACKAGE  
SN74LV123A . . . D, DB, DGV, NS,  
OR PW PACKAGE  
(TOP VIEW)  
1
16  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
15  
14  
13  
12  
11  
10  
1B  
1CLR  
1Q  
2
3
4
5
6
7
1R /C  
1R /C  
ext ext  
ext ext  
1C  
1Q  
2Q  
3
2
1 20 19  
18  
ext  
1CLR  
1Q  
1C  
1Q  
ext  
1C  
1Q  
1CLR  
1Q  
4
5
6
7
8
ext  
17  
16  
2Q  
2Q  
12 2Q  
NC  
NC  
2C  
2CLR  
2B  
ext  
11  
10  
9
2C  
2CLR  
2B  
ext  
15 2Q  
2Q  
2R /C  
ext ext  
2R /C  
ext ext  
GND  
14  
9 10 11 12 13  
2CLR  
2C  
ext  
8
9
2A  
NC − No internal connection  
description/ordering information  
The ’LV123A devices are dual retriggerable monostable multivibrators designed for 2-V to 5.5-V V  
operation.  
CC  
These edge-triggered multivibrators feature output pulse-duration control by three methods. In the first method,  
the A input is low and the B input goes high. In the second method, the B input is high and the A input goes low.  
In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.  
The output pulse duration is programmable by selecting external resistance and capacitance values. The  
external timing capacitor must be connected between C  
and R /C  
(positive) and an external resistor  
ext  
ext ext  
connected between R /C  
resistance between R /C and V . The output pulse duration also can be reduced by taking CLR low.  
and V . To obtain variable pulse durations, connect an external variable  
ext ext  
CC  
ext ext  
CC  
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input  
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition  
rates with jitter-free triggering at the outputs.  
Once triggered, the basic pulse duration can be extended by retriggering the gated low-level-active (A) or  
high-level-active (B) input. Pulse duration can be reduced by taking CLR low. The input/output timing diagram  
illustrates pulse control by retriggering the inputs and early clearing.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Copyright 2005, Texas Instruments Incorporated  
ꢍ ꢁ ꢄꢏꢀꢀ ꢕ ꢐꢗ ꢏꢎꢖ ꢑꢀ ꢏ ꢁ ꢕꢐꢏꢌ ꢛꢜ ꢝꢞ ꢟꢠꢡ ꢢꢣꢤ ꢥꢛ ꢡꢠ ꢥꢛꢦ ꢝꢥꢞ ꢚꢎ ꢕ ꢌ ꢍ ꢘꢐ ꢑꢕ ꢁ  
ꢩꢦ ꢨ ꢦ ꢣ ꢤ ꢛ ꢤ ꢨ ꢞ ꢬ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LV123APWT 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV123ARGYR TI

完全替代

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123APWR TI

类似代替

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123APW TI

类似代替

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS

与SN74LV123APWT相关器件

型号 品牌 获取价格 描述 数据表
SN74LV123APWTE4 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123APWTG4 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123A-Q1 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT - TRIGGER INPUTS
SN74LV123ARGYR TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123ARGYRG4 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123ATPWREP TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT-TRIGGER INPUTS
SN74LV123ATPWRG4Q1 TI

获取价格

汽车类双路可再触发单稳多谐振荡器 | PW | 16 | -40 to 125
SN74LV123ATPWRQ1 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT - TRIGGER INPUTS
SN74LV125 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125A TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS