5秒后页面跳转
SN74LV123ATPWREP PDF预览

SN74LV123ATPWREP

更新时间: 2024-02-07 04:59:16
品牌 Logo 应用领域
德州仪器 - TI 振荡器预分频器多谐振动器触发器逻辑集成电路光电二极管输入元件时钟
页数 文件大小 规格书
12页 475K
描述
DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT-TRIGGER INPUTS

SN74LV123ATPWREP 技术参数

是否无铅: 不含铅是否Rohs认证: 符合
生命周期:Active零件包装代码:TSSOP
包装说明:TSSOP, TSSOP16,.25针数:16
Reach Compliance Code:compliantECCN代码:EAR99
HTS代码:8542.39.00.01Factory Lead Time:1 week
风险等级:1.21系列:LV/LV-A/LVX/H
JESD-30 代码:R-PDSO-G16JESD-609代码:e4
长度:5 mm负载电容(CL):50 pF
逻辑集成电路类型:MONOSTABLE MULTIVIBRATOR最大I(ol):0.012 A
湿度敏感等级:1位数:2
数据/时钟输入次数:2功能数量:2
端子数量:16最高工作温度:125 °C
最低工作温度:-40 °C输出极性:COMPLEMENTARY
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP16,.25封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
峰值回流温度(摄氏度):260电源:2.5/5 V
最大电源电流(ICC):0.02 mA传播延迟(tpd):27.5 ns
认证状态:Not Qualified施密特触发器:YES
座面最大高度:1.2 mm子类别:Prescaler/Multivibrators
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):2 V
标称供电电压 (Vsup):3.3 V表面贴装:YES
技术:CMOS温度等级:AUTOMOTIVE
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:GULL WING
端子节距:0.65 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:4.4 mm
Base Number Matches:1

SN74LV123ATPWREP 数据手册

 浏览型号SN74LV123ATPWREP的Datasheet PDF文件第2页浏览型号SN74LV123ATPWREP的Datasheet PDF文件第3页浏览型号SN74LV123ATPWREP的Datasheet PDF文件第4页浏览型号SN74LV123ATPWREP的Datasheet PDF文件第5页浏览型号SN74LV123ATPWREP的Datasheet PDF文件第6页浏览型号SN74LV123ATPWREP的Datasheet PDF文件第7页 
ꢐꢏ  
ꢖ ꢑꢐ ꢗ ꢀꢘ ꢗꢔꢑ ꢐꢐꢊꢐ ꢏꢑꢒ ꢒ ꢋ ꢏ ꢑ ꢁꢌ ꢎ ꢐꢀ  
SCLS498A − MAY 2003 − REVISED MAY 2004  
D
Controlled Baseline  
− One Assembly/Test Site, One Fabrication  
Site  
D
D
D
D
D
D
Edge Triggered From Active-High or  
Active-Low Gated Logic Inputs  
I
Supports Partial-Power-Down Mode  
off  
D
D
D
D
D
D
D
D
Extended Temperature Performance of  
−40°C to 105°C  
Enhanced Diminishing Manufacturing  
Sources (DMS) Support  
Operation  
Retriggerable for Very Long Output Pulses,  
Up To 100% Duty Cycle  
Overriding Clear Terminates Output Pulse  
Glitch-Free Power-Up Reset on Outputs  
Enhanced Product-Change Notification  
Qualification Pedigree  
ESD Protection Exceeds JESD 22  
− 2000-V Human-Body Model (A114-A)  
− 200-V Machine Model (A115-A)  
Typical V  
<0.8 V at V  
(Output Ground Bounce)  
= 3.3 V, T = 25°C  
OLP  
CC  
A
− 1000-V Charged-Device Model (C101)  
Typical V  
>2.3 V at V  
(Output V  
= 3.3 V, T = 25°C  
Undershoot)  
OHV  
CC  
OH  
A
PW PACKAGE  
(TOP VIEW)  
Supports Mixed-Mode Voltage Operation on  
All Ports  
1A  
1B  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
Schmitt-Trigger Circuitry on A, B, and CLR  
Inputs for Slow Input Transition Rates  
1R /C  
ext ext  
1CLR  
1Q  
1C  
1Q  
ext  
Component qualification in accordance with JEDEC and industry  
standards to ensure reliable operation over an extended  
temperature range. This includes, but is not limited to, Highly  
Accelerated Stress Test (HAST) or biased 85/85, temperature  
cycle, autoclave or unbiased HAST, electromigration, bond  
intermetallic life, and mold compound life. Such qualification  
testing should not be viewed as justifying use of this component  
beyond specified performance and environmental limits.  
2Q  
12 2Q  
11  
10  
9
2C  
2CLR  
2B  
ext  
2R /C  
ext ext  
GND  
2A  
description/ordering information  
The SN74LV123A is a dual retriggerable monostable multivibrator designed for 2-V to 5.5-V V  
operation.  
CC  
This edge-triggered multivibrator features output pulse-duration control by three methods. In the first method,  
the A input is low, and the B input goes high. In the second method, the B input is high, and the A input goes  
low. In the third method, the A input is low, the B input is high, and the clear (CLR) input goes high.  
The output pulse duration is programmable by selecting external resistance and capacitance values. The  
external timing capacitor must be connected between C  
and R /C  
(positive) and an external resistor  
ext  
ext ext  
connected between R /C  
resistance between R /C and V . The output pulse duration also can be reduced by taking CLR low.  
and V . To obtain variable pulse durations, connect an external variable  
ext ext  
CC  
ext ext  
CC  
Pulse triggering occurs at a particular voltage level and is not directly related to the transition time of the input  
pulse. The A, B, and CLR inputs have Schmitt triggers with sufficient hysteresis to handle slow input transition  
rates with jitter-free triggering at the outputs.  
ORDERING INFORMATION  
ORDERABLE  
PART NUMBER  
TOP-SIDE  
MARKING  
PACKAGE  
T
A
−40°C to 105°C  
TSSOP − PW Tape and reel SN74LV123ATPWREP L123AEP  
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design  
guidelines are available at www.ti.com/sc/package.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
ꢐꢤ  
Copyright 2004, Texas Instruments Incorporated  
ꢠ ꢤ ꢡ ꢠꢙ ꢚꢮ ꢜꢛ ꢟ ꢧꢧ ꢥꢟ ꢝ ꢟ ꢞ ꢤ ꢠ ꢤ ꢝ ꢡ ꢩ  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

SN74LV123ATPWREP 替代型号

型号 品牌 替代类型 描述 数据表
SN74LV123ADG4 TI

完全替代

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123ANSR TI

完全替代

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH SCHMITT-TRIGGER INPUTS
SN74LV123ATPWRQ1 TI

完全替代

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT - TRIGGER INPUTS

与SN74LV123ATPWREP相关器件

型号 品牌 获取价格 描述 数据表
SN74LV123ATPWRG4Q1 TI

获取价格

汽车类双路可再触发单稳多谐振荡器 | PW | 16 | -40 to 125
SN74LV123ATPWRQ1 TI

获取价格

DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATOR WITH SCHMITT - TRIGGER INPUTS
SN74LV125 TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125A TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125A_16 TI

获取价格

Quadruple Bus Buffer Gates
SN74LV125AD TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125ADB TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125ADBE4 TI

获取价格

LV/LV-A/LVX/H SERIES, QUAD 1-BIT DRIVER, TRUE OUTPUT, PDSO14
SN74LV125ADBLE TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN74LV125ADBR TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS