5秒后页面跳转
捷配首页

Datasheet > SN74AUP1T57DCKRE4
SN74AUP1T57DCKRE4 PDF预览

SN74AUP1T57DCKRE4

更新时间： 2024-09-16 06:12:55
品牌 Logo 应用领域
德州仪器 - TI /
页数 文件大小 规格书
24页 933K
描述
SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

阅读下载

中文翻译

获取价格

SN74AUP1T57DCKRE4 技术参数

是否Rohs认证： 符合生命周期：Obsolete
零件包装代码：SOIC包装说明：TSSOP, TSSOP6,.08
针数：6Reach Compliance Code：compliant
HTS代码：8542.39.00.01风险等级：5.37
接口集成电路类型：INTERFACE CIRCUITJESD-30 代码：R-PDSO-G6
JESD-609代码：e4长度：2 mm
湿度敏感等级：1功能数量：1
端子数量：6最高工作温度：85 °C
最低工作温度：-40 °C封装主体材料：PLASTIC/EPOXY
封装代码：TSSOP封装等效代码：TSSOP6,.08
封装形状：RECTANGULAR封装形式：SMALL OUTLINE, THIN PROFILE, SHRINK PITCH
峰值回流温度（摄氏度）：260电源：1.2/3.3 V
认证状态：Not Qualified座面最大高度：1.1 mm
子类别：Other Interface ICs最大供电电压：3.6 V
最小供电电压：2.3 V标称供电电压：2.5 V
表面贴装：YES技术：CMOS
温度等级：INDUSTRIAL端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)
端子形式：GULL WING端子节距：0.65 mm
端子位置：DUAL处于峰值回流温度下的最长时间：NOT SPECIFIED
宽度：1.25 mmBase Number Matches：1

SN74AUP1T57DCKRE4 数据手册

 浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第2页浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第3页浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第4页浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第5页浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第6页浏览型号SN74AUP1T57DCKRE4的Datasheet PDF文件第7页 
SN74AUP1T57  
www.ti.com  
SCES611G –OCTOBER 2004–REVISED MAY 2010  
SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR  
WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS  
Check for Samples: SN74AUP1T57  
1
FEATURES  
DBV OR DCK PACKAGE  
2
•
Available in the Texas Instruments NanoStar™  
(TOP VIEW)  
Packages  
1
2
3
6
5
4
B
GND  
A
C
•
•
•
•
•
•
•
Single-Supply Voltage Translator  
1.8 V to 3.3 V (at VCC = 3.3 V)  
2.5 V to 3.3 V (at VCC = 3.3 V)  
1.8 V to 2.5 V (at VCC = 2.5 V)  
3.3 V to 2.5 V (at VCC = 2.5 V)  
Nine Configurable Gate Logic Functions  
VCC  
Y
DRY OR DSF PACKAGE  
(TOP VIEW)  
1
2
3
6
5
4
B
GND  
A
C
Schmitt-Trigger Inputs Reject Input Noise and  
Provide Better Output Signal Integrity  
VCC  
Y
•
•
•
Ioff Supports Partial-Power-Down Mode With  
Low Leakage Current (0.5 mA)  
Very Low Static and Dynamic Power  
Consumption  
YFP OR YZP PACKAGE  
(TOP VIEW)  
Pb-Free Packages Available: SON (DRY or  
DSF), SOT-23 (DBV), SC-70 (DCK), and  
NanoStar WCSP  
A1  
B1  
C1  
A2  
B2  
C2  
1
2
3
6
5
4
B
GND  
A
C
VCC  
Y
•
•
Latch-Up Performance Exceeds 100 mA Per  
JESD 78, Class II  
ESD Performance Tested Per JESD 22  
–
2000-V Human-Body Model  
(A114-B, Class II)  
–
1000-V Charged-Device Model (C101)  
•
Related Devices: SN74AUP1T58,  
SN74AUP1T97, and SN74AUP1T98  
DESCRIPTION/ORDERING INFORMATION  
AUP technology is the industry's lowest-power logic technology designed for use in battery-operated or battery  
backed-up equipment. The SN74AUP1T57 is designed for logic-level translation applications with input switching  
levels that accept 1.8-V LVCMOS signals, while operating from either a single 3.3-V or 2.5-V VCC supply.  
The wide VCC range of 2.3 V to 3.6 V allows the possibility of battery voltage drop during system operation and  
ensures normal operation between this range.  
Schmitt-trigger inputs (ΔVT = 210 mV between positive and negative input transitions) offer improved noise  
immunity during switching transitions, which is especially useful on analog mixed-mode designs. Schmitt-trigger  
inputs reject input noise, ensure integrity of output signals, and allow for slow input signal transition.  
The SN74AUP1T57 can be easily configured to perform a required gate function by connecting A, B, and C  
inputs to VCC or ground (see Function Selection table). Up to nine commonly used logic gate functions can be  
performed.  
1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
2
NanoStar is a trademark of Texas Instruments.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
Copyright © 2004–2010, Texas Instruments Incorporated  
1234567...24

中文翻译

下载PDF

SN74AUP1T57DCKRE4 替代型号

型号 品牌 替代类型 描述 数据表
SN74AUP1T57DCKRG4 TI

完全替代

 SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57DCKR TI

完全替代

 SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS

与SN74AUP1T57DCKRE4相关器件

型号 品牌 获取价格 描述 数据表
SN74AUP1T57DCKRG4 TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57DRYR TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57DSFR TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57YFPR TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T57YZPR TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T58 TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE LOGIC FUNCTIONS
SN74AUP1T58_1 TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE FUNCTIONS
SN74AUP1T58DBVR TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE FUNCTIONS
SN74AUP1T58DBVRE4 TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE FUNCTIONS
SN74AUP1T58DBVRG4 TI

获取价格

 		SINGLE-SUPPLY VOLTAGE-LEVEL TRANSLATOR WITH NINE CONFIGURABLE GATE FUNCTIONS

与SN74AUP1T57DCKRE4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证