5秒后页面跳转
捷配首页

Datasheet > 逻辑 > 移位寄存器> SN74ALS164A
SN74ALS164A PDF预览

SN74ALS164A

更新时间： 2024-11-11 23:06:15
品牌 Logo 应用领域
德州仪器 - TI 移位寄存器
页数 文件大小 规格书
6页 97K
描述
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER

阅读下载

中文翻译

获取价格

SN74ALS164A 数据手册

 浏览型号SN74ALS164A的Datasheet PDF文件第2页浏览型号SN74ALS164A的Datasheet PDF文件第3页浏览型号SN74ALS164A的Datasheet PDF文件第4页浏览型号SN74ALS164A的Datasheet PDF文件第5页浏览型号SN74ALS164A的Datasheet PDF文件第6页 
SN74ALS164A  
8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER  
SDAS159D – APRIL 1982 – REVISED DECEMBER 1994  
D OR N PACKAGE  
(TOP VIEW)  
• AND-Gated (Enable/Disable) Serial Inputs  
• Fully Buffered Clock and Serial Inputs  
• Direct Clear  
• Package Options Include Plastic  
Small-Outline (D) Packages and Standard  
Plastic (N) 300-mil DIPs  
A
B
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
Q
Q
Q
Q
CLR  
CLK  
H
G
F
Q
Q
Q
A
B
C
D
E
description  
Q
GND  
8
This 8-bit parallel-out serial shift register features  
AND-gated serial (A and B) inputs and an  
asynchronous clear (CLR) input. The gated serial  
inputs permit control over incoming data because a low at either input inhibits entry of the new data and resets  
the first flip-flop to the low level at the next clock pulse. A high-level input enables the other input, which  
determines the state of the first flip-flop. Data at the serial inputs can be changed while the clock is high or low,  
provided that the minimum setup-time requirements are met. Clocking occurs on the low-to-high-level transition  
of the clock (CLK) input. All inputs are diode clamped to minimize transmission-line effects.  
The SN74ALS164A is characterized for operation from 0°C to 70°C.  
FUNCTION TABLE  
†
INPUTS  
OUTPUTS  
CLR  
L
CLK  
A
X
X
H
L
B
X
X
H
X
L
Q
Q
B
. . . Q  
A
H
X
L
↑
↑
↑
L
L
L
H
Q
Q
Q
H0  
Q
Gn  
Q
Gn  
Q
Gn  
A0  
B0  
An  
An  
An  
H
H
L
L
Q
Q
Q
H
H
X
†
Q
, Q , Q = the level of Q , Q , or Q , respectively,  
A0 B0 H0  
A
B
H
before the indicated steady-state input conditions were  
established.  
H = high level (steady state), L = low level (steady state)  
X = irrelevant (any input, including transitions)  
↑ = transition from low to high level  
Q
, Q = the level of Q or Q before the most recent  
An Gn A G  
↑ transition of the clock; indicates a 1-bit shift.  
Copyright 1994, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
123456

中文翻译

下载PDF

与SN74ALS164A相关器件

型号 品牌 获取价格 描述 数据表
SN74ALS164AD TI

获取价格

 		8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER
SN74ALS164ADR TI

获取价格

 		8 位并行输出串行移位寄存器 | D | 14 | 0 to 70
SN74ALS164ADRE4 TI

获取价格

 		ALS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14, PLASTI
SN74ALS164AN TI

获取价格

 		8-BIT PARALLEL-OUT SERIAL SHIFT REGISTER
SN74ALS164ANSR TI

获取价格

 		8-Bit Parallel-Out Serial Shift Registers 14-SO 0 to 70
SN74ALS164ANSRE4 TI

获取价格

 		ALS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14, GREEN,
SN74ALS164ANSRG4 TI

获取价格

 		ALS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14, GREEN,
SN74ALS164D TI

获取价格

 		ALS SERIES, 8-BIT RIGHT SERIAL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDSO14
SN74ALS164D3 TI

获取价格

 		IC IC,SHIFT REGISTER,ALS-TTL,SOP,14PIN,PLASTIC, Shift Register
SN74ALS164DP3 TI

获取价格

 		IC IC,SHIFT REGISTER,ALS-TTL,SOP,14PIN,PLASTIC, Shift Register

与SN74ALS164A相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证