是否Rohs认证: | 不符合 | 生命周期: | Obsolete |
包装说明: | DIP, DIP16,.3 | Reach Compliance Code: | not_compliant |
风险等级: | 5.31 | JESD-30 代码: | R-XDIP-T16 |
逻辑集成电路类型: | J-K FLIP-FLOP | 功能数量: | 2 |
端子数量: | 16 | 最高工作温度: | 70 °C |
最低工作温度: | 封装主体材料: | CERAMIC | |
封装代码: | DIP | 封装等效代码: | DIP16,.3 |
封装形状: | RECTANGULAR | 封装形式: | IN-LINE |
电源: | 5 V | 子类别: | FF/Latches |
标称供电电压 (Vsup): | 5 V | 表面贴装: | NO |
技术: | TTL | 温度等级: | COMMERCIAL |
端子形式: | THROUGH-HOLE | 端子节距: | 2.54 mm |
端子位置: | DUAL | 触发器类型: | POSITIVE EDGE |
Base Number Matches: | 1 |
型号 | 品牌 | 获取价格 | 描述 | 数据表 |
SN74ALS109AN | TI |
获取价格 |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74ALS109AN1 | TI |
获取价格 |
IC,FLIP-FLOP,DUAL,J/K TYPE,ALS-TTL,DIP,16PIN,PLASTIC | |
SN74ALS109AN3 | TI |
获取价格 |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74ALS109ANE4 | TI |
获取价格 |
Dual J-K Positive-Edge-Triggered Flip-Flops With Clear and Preset 16-PDIP 0 to 70 | |
SN74ALS109ANSR | TI |
获取价格 |
DUAL J-K POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH CLEAR AND PRESET | |
SN74ALS109ANSRG4 | TI |
获取价格 |
ALS SERIES, DUAL POSITIVE EDGE TRIGGERED J-KBAR FLIP-FLOP, COMPLEMENTARY OUTPUT, PDSO16, G | |
SN74ALS10A | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
SN74ALS10AD | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES | |
SN74ALS10AD3 | TI |
获取价格 |
IC,LOGIC GATE,3 3-INPUT NAND,ALS-TTL,SOP,14PIN,PLASTIC | |
SN74ALS10ADE4 | TI |
获取价格 |
TRIPLE 3-INPUT POSITIVE-NAND GATES |