Datasheet > SN74ACT3641-20PQR

SN74ACT3641-20PQR

更新时间： 2024-09-09 19:55:19

品牌	Logo	应用领域
德州仪器 - TI		先进先出芯片
页数	文件大小	规格书
29页	459K
描述
1KX36 OTHER FIFO, 13ns, PQFP132, GREEN, PLASTIC, BQFP-132

阅读下载

中文翻译

获取价格

技术参数
数据手册

如果您发现信息不准确，欢迎纠错

SN74ACT3641-20PQR 技术参数

生命周期：	Obsolete	零件包装代码：	QFP
包装说明：	BQFP,	针数：	132
Reach Compliance Code：	unknown	ECCN代码：	EAR99
HTS代码：	8542.32.00.71	风险等级：	5.76
最长访问时间：	13 ns	其他特性：	RETRANSMIT; MAILBOX
周期时间：	20 ns	JESD-30 代码：	S-PQFP-G132
长度：	24.13 mm	内存密度：	36864 bit
内存宽度：	36	功能数量：	1
端子数量：	132	字数：	1024 words
字数代码：	1000	工作模式：	SYNCHRONOUS
最高工作温度：	70 °C	最低工作温度：
组织：	1KX36	输出特性：	3-STATE
可输出：	YES	封装主体材料：	PLASTIC/EPOXY
封装代码：	BQFP	封装形状：	SQUARE
封装形式：	FLATPACK, BUMPER	并行/串行：	PARALLEL
认证状态：	Not Qualified	座面最大高度：	4.57 mm
最大供电电压 (Vsup)：	5.5 V	最小供电电压 (Vsup)：	4.5 V
标称供电电压 (Vsup)：	5 V	表面贴装：	YES
技术：	CMOS	温度等级：	COMMERCIAL
端子形式：	GULL WING	端子节距：	0.635 mm
端子位置：	QUAD	宽度：	24.13 mm
Base Number Matches：	1

SN74ACT3641-20PQR 数据手册

浏览型号SN74ACT3641-20PQR的Datasheet PDF文件第2页

浏览型号SN74ACT3641-20PQR的Datasheet PDF文件第3页

浏览型号SN74ACT3641-20PQR的Datasheet PDF文件第4页

浏览型号SN74ACT3641-20PQR的Datasheet PDF文件第5页

浏览型号SN74ACT3641-20PQR的Datasheet PDF文件第6页

SN74ACT3641

1024 × 36

CLOCKED FIRST-IN, FIRST-OUT MEMORY

SCAS338C – JANUARY 1994 – REVISED OCTOBER 1997

Free-Running CLKA and CLKB Can Be

Asynchronous or Coincident

Output-Ready and Almost-Empty Flags

Synchronized by CLKB

Clocked FIFO Buffering Data From Port A

to Port B

Low-Power 0.8-µm Advanced CMOS

Technology

Memory Size: 1024 × 36

Supports Clock Frequencies up to 67 MHz

Fast Access Times of 11 ns

Synchronous Read-Retransmit Capability

Mailbox Register in Each Direction

Pin-to-Pin Compatible With the

SN74ACT3631 and SN74ACT3651

Programmable Almost-Full and

Almost-Empty Flags

Package Options Include 120-Pin Thin

Quad Flat (PCB) and 132-Pin Plastic Quad

Flat (PQ) Packages

Microprocessor Interface Control Logic

Input-Ready and Almost-Full Flags

Synchronized by CLKA

description

The SN74ACT3641 is a high-speed, low-power, CMOS clocked FIFO memory. It supports clock frequencies

up to 67 MHz and has read access times as fast as 12 ns. The 1024 × 36 dual-port SRAM FIFO buffers data

from port A to port B. The FIFO memory has retransmit capability, which allows previously read data to be

accessed again. The FIFO has flags to indicate empty and full conditions and two programmable flags (almost

full and almost empty) to indicate when a selected number of words is stored in memory. Communication

between each port takes place with two 36-bit mailbox registers. Each mailbox register has a flag to signal when

new mail has been stored. Two or more devices are used in parallel to create wider datapaths. Expansion is

also possible in word depth.

The SN74ACT3641 is a clocked FIFO, which means each port employs a synchronous interface. All data

transfersthroughaportaregatedtothelow-to-hightransitionofacontinuous(free-running)portclockbyenable

signals. The continuous clocks for each port are independent of one another and can be asynchronous or

coincident. The enables for each port are arranged to provide a simple interface between microprocessors

and/or buses with synchronous control.

The input-ready (IR) flag and almost-full (AF) flag of the FIFO are two-stage synchronized to CLKA. The

output-ready (OR) flag and almost-empty (AE) flag of the FIFO are two-stage synchronized to CLKB. Offset

values for the AF and AE flags of the FIFO can be programmed from port A or through a serial input.

The SN74ACT3641 is characterized for operation from 0°C to 70°C.

For more information on this device family, see the following application reports:

•

FIFO Patented Synchronous Retransmit: Programmable DSP-Interface Application for FIR Filtering

(literature number SCAA009)

FIFO Mailbox-Bypass Registers: Using Bypass Registers to Initialize DMA Control

(literature number SCAA007)

Metastability Performance of Clocked FIFOs (literature number SCZA004)

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...29

中文翻译

下载PDF

与SN74ACT3641-20PQR相关器件

型号	品牌	获取价格	描述	数据表
SN74ACT3641-30PCBR	ROCHESTER	获取价格	1K X 36 OTHER FIFO, 15 ns, PQFP120, GREEN, PLASTIC, HLQFP-120
SN74ACT3641-30PQ	ROCHESTER	获取价格	FIFO, 1KX36, 15ns, Synchronous, CMOS, PQFP132, GREEN, PLASTIC, BQFP-132
SN74ACT3641-30PQR	TI	获取价格	1KX36 OTHER FIFO, 15ns, PQFP132, GREEN, PLASTIC, BQFP-132
SN74ACT3641PCB	TI	获取价格	1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3641PQ	TI	获取价格	1024 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651	TI	获取价格	2048 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651PCB	TI	获取价格	2048 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT3651PQ	TI	获取价格	2048 】 36 CLOCKED FIRST-IN, FIRST-OUT MEMORY
SN74ACT373	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS
SN74ACT373DB	TI	获取价格	OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

与SN74ACT3641-20PQR相关文章

SL74HC10N：高性能三输入与非门解析
2024-09-03

62
AIC1781A 电池充电控制器深度解析
2024-09-03

51
Pickering新高压舌簧继电器亮相汽车测试博览会
2024-08-26

84
采用MCU+MPU双处理器架构实现的创新应用设计探索
2024-08-23

94

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ACT3641-20PQR

SN74ACT3641-20PQR 技术参数

SN74ACT3641-20PQR 数据手册

与SN74ACT3641-20PQR相关器件

与SN74ACT3641-20PQR相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN74ACT3641-20PQR

SN74ACT3641-20PQR 技术参数

SN74ACT3641-20PQR 数据手册

与SN74ACT3641-20PQR相关器件

与SN74ACT3641-20PQR相关文章

您还可以找

您在本页遇到什么问题？