5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN74ABT16657DLG4
SN74ABT16657DLG4 PDF预览

SN74ABT16657DLG4

更新时间： 2024-11-14 03:08:39
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
12页 355K
描述
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN74ABT16657DLG4 数据手册

 浏览型号SN74ABT16657DLG4的Datasheet PDF文件第2页浏览型号SN74ABT16657DLG4的Datasheet PDF文件第3页浏览型号SN74ABT16657DLG4的Datasheet PDF文件第4页浏览型号SN74ABT16657DLG4的Datasheet PDF文件第5页浏览型号SN74ABT16657DLG4的Datasheet PDF文件第6页浏览型号SN74ABT16657DLG4的Datasheet PDF文件第7页 
SN54ABT16657, SN74ABT16657  
16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS  
AND 3-STATE OUTPUTS  
SCBS103B – FEBRUARY 1992 – REVISED JANUARY 1997  
SN54ABT16657 . . . WD PACKAGE  
SN74ABT16657 . . . DGG OR DL PACKAGE  
(TOP VIEW)  
Members of the Texas Instruments  
Widebus Family  
State-of-the-Art EPIC-ΙΙB BiCMOS Design  
Significantly Reduces Power Dissipation  
1OE  
NC  
1ERR  
GND  
1A1  
1
56 1T/R  
Latch-Up Performance Exceeds 500 mA Per  
JEDEC Standard JESD-17  
2
55  
54  
53  
52  
51  
50  
49  
48  
47  
46  
45  
44  
43  
42  
41  
40  
39  
38  
37  
36  
35  
34  
33  
32  
31  
30  
29  
1ODD/EVEN  
1PARITY  
GND  
1B1  
1B2  
3
4
Typical V  
(Output Ground Bounce) < 1 V  
OLP  
5
at V  
= 5 V, T = 25°C  
CC  
A
6
1A2  
Distributed V  
Minimizes High-Speed Switching Noise  
and GND Pin Configuration  
CC  
7
V
V
CC  
CC  
8
1A3  
1A4  
1A5  
GND  
1A6  
1A7  
1A8  
2A1  
2A2  
2A3  
GND  
2A4  
2A5  
2A6  
1B3  
1B4  
1B5  
GND  
1B6  
1B7  
1B8  
2B1  
2B2  
2B3  
GND  
2B4  
2B5  
2B6  
Flow-Through Architecture Optimizes PCB  
Layout  
9
10  
11  
12  
13  
14  
15  
16  
17  
18  
19  
20  
21  
22  
23  
24  
25  
26  
27  
28  
High-Drive Outputs (–32-mA I , 64-mA I  
OH  
)
OL  
Package Options Include Plastic 300-mil  
Shrink Small-Outline (DL) and Thin Shrink  
Small-Outline (DGG) Packages and 380-mil  
Fine-Pitch Ceramic Flat (WD) Package  
Using 25-mil Center-to-Center Spacings  
description  
The ’ABT16657 contain two noninverting octal  
transceiver sections with separate parity  
generator/checker circuits and control signals.  
For either section, the transmit/receive (1T/R or  
2T/R) input determines the direction of data flow.  
When 1T/R (or 2T/R) is high, data flows from the  
1A (or 2A) port to the 1B (or 2B) port (transmit  
mode); when 1T/R (or 2T/R) is low, data flows  
from the 1B (or 2B) port to the 1A (or 2A) port  
(receive mode). When the output-enable (1OE or  
2OE) input is high, both the 1A (or 2A) and 1B (or  
2B) ports are in the high-impedance state.  
V
V
CC  
CC  
2A7  
2A8  
GND  
2ERR  
NC  
2B7  
2B8  
GND  
2PARITY  
2ODD/EVEN  
2T/R  
2OE  
NC – No internal connection  
Odd or even parity is selected by a logic high or low level, respectively, on the 1ODD/EVEN (or 2ODD/EVEN)  
input. 1PARITY (or 2PARITY) carries the parity bit value; it is an output from the parity generator/checker in the  
transmit mode and an input to the parity generator/checker in the receive mode.  
In the transmit mode, after the 1A (or 2A) bus is polled to determine the number of high bits, 1PARITY (or  
2PARITY) is set to the logic level that maintains the parity sense selected by the level at the 1ODD/EVEN (or  
2ODD/EVEN) input. For example, if 1ODD/EVEN is low (even parity selected) and there are five high bits on  
the 1A bus, then 1PARITY is set to the logic high level so that an even number of the nine total bits (eight 1A-bus  
bits plus parity bit) are high.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
Widebus and EPIC-ΙΙB are trademarks of Texas Instruments Incorporated.  
Copyright 1997, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567...12

中文翻译

下载PDF

SN74ABT16657DLG4 替代型号

型号 品牌 替代类型 描述 数据表
SN74ABT16657DL TI

类似代替

 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT16657DLRG4 TI

类似代替

 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT16657DLR TI

类似代替

 16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS

与SN74ABT16657DLG4相关器件

型号 品牌 获取价格 描述 数据表
SN74ABT16657DLR TI

获取价格

 		16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT16657DLRG4 TI

获取价格

 		16-BIT TRANSCEIVERS WITH PARITY GENERATORS/CHECKERS AND 3-STATE OUTPUTS
SN74ABT16821 TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DGG TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DGGR TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DL TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DLG4 TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DLR TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16821DLRG4 TI

获取价格

 		20-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS
SN74ABT16823 TI

获取价格

 		18-BIT BUS-INTERFACE FLIP-FLOPS WITH 3-STATE OUTPUTS

与SN74ABT16657DLG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证