SN65LV1224A

更新时间： 2024-11-20 21:54:07

品牌	Logo	应用领域
德州仪器 - TI		/
页数	文件大小	规格书
22页	314K
描述
10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SN65LV1224A 数据手册

SN65LV1023A/SN65LV1224A

10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

SLLS570A – JUNE 2003 – REVISED JUNE 2003

100-Mbps to 660-Mbps Serial LVDS Data

Payload Bandwidth at 10-MHz to 66-MHz

System Clock

Lock Indicator

No External Components Required for PLL

Low-Cost 28-Pin SSOP Package

Industrial Temperature Qualified,

Pin-Compatible Superset of NSM

DS92LV1023/DS92LV1224

T = –40°C to 85°C

Chipset (Serializer/Deserializer) Power

Consumption <450 mW (Typ) at 66 MHz

Programmable Edge Trigger on Clock

Flow-Through Pinout for Easy PCB Layout

Synchronization Mode for Faster Lock

SN65LV1023A

Serializer

SN65LV1224A

Deserializer

SYNC1

SYNC2

AGND

PWRDN

AGND

RCLK_R/F

REFCLK

OUT0

OUT1

OUT2

OUT3

OUT4

IN0

IN1

IN2

IN3

IN4

IN5

IN6

IN7

IN8

IN9

R +

R –

DGND

D +

PWRDN

REN

RCLK

LOCK

D –

AGND

DEN

AGND

DGND

OUT5

OUT6

OUT7

OUT8

OUT9

AGND

DGND

TCLK_R/F

TCLK

DGND

description

The SN65LV1023A serializer and SN65LV1224A deserializer comprise a 10-bit serdes chipset designed to

transmitandreceiveserialdataoverLVDSdifferentialbackplanesatequivalentparallelwordratesfrom10 MHz

to 66 MHz. Including overhead, this translates into a serial data rate between 120-Mbps and 792-Mbps payload

encoded throughput.

Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC

patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode,

the deserializer establishes lock within specified, shorter time parameters.

The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is

available to place the output pins in the high-impedance state without losing PLL lock.

The SN65LV1023A and SN65LV1224A are characterized for operation over ambient air temperature of –40°C

to 85°C.

ORDERING INFORMATION

DEVICE

Serializer

PART NUMBER

SN65LV1023ADB

SN65LV1224ADB

Deserializer

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of

Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date.

Products conform to specifications per the terms of Texas Instruments

standard warranty. Production processing does not necessarily include

testing of all parameters.

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

12 3 4 5 6 7...22

中文翻译

下载PDF

与SN65LV1224A相关器件

型号	品牌	获取价格	描述	数据表
SN65LV1224ADB	TI	获取价格	10-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224ADBR	TI	获取价格	暂无描述
SN65LV1224B	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224BDB	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224BDBG4	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224BDBR	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224BDBRG4	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER
SN65LV1224B-EP	TI	获取价格	增强型产品 100Mbps 至 660Mbps、1:10 LVDS 串行器/解串器接收器
SN65LV1224BMDBREP	TI	获取价格	增强型产品 100Mbps 至 660Mbps、1:10 LVDS 串行器/解串器接收器
SN65LV1224BRHBR	TI	获取价格	10-MHz To 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER

与SN65LV1224A相关文章

解析光耦仿真器：升级光耦合器技术的必要性
2024-11-18

27
英伟达新一代Blackwell GPU过热问题致交付延迟
2024-11-18

19
国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

49
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

46

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LV1224A

SN65LV1224A 数据手册

与SN65LV1224A相关器件

与SN65LV1224A相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

SN65LV1224A

SN65LV1224A 数据手册

与SN65LV1224A相关器件

与SN65LV1224A相关文章

您还可以找

您在本页遇到什么问题？