5秒后页面跳转
捷配首页

Datasheet > SN65LV1224DBG4
SN65LV1224DBG4 PDF预览

SN65LV1224DBG4

更新时间： 2024-11-18 20:03:35
品牌 Logo 应用领域
德州仪器 - TI 光电二极管接口集成电路
页数 文件大小 规格书
21页 199K
描述
LINE RECEIVER, PDSO28, GREEN, PLASTIC, SSOP-28

阅读下载

中文翻译

获取价格

SN65LV1224DBG4 技术参数

是否无铅： 不含铅是否Rohs认证： 符合
生命周期：Obsolete零件包装代码：SSOP
包装说明：SSOP, SSOP28,.3针数：28
Reach Compliance Code：compliantECCN代码：EAR99
HTS代码：8542.39.00.01风险等级：5.82
差分输出：NO输入特性：DIFFERENTIAL SCHMITT TRIGGER
接口集成电路类型：LINE RECEIVER接口标准：GENERAL PURPOSE
JESD-30 代码：R-PDSO-G28JESD-609代码：e4
长度：10.2 mm湿度敏感等级：1
功能数量：1端子数量：28
最高工作温度：85 °C最低工作温度：-40 °C
封装主体材料：PLASTIC/EPOXY封装代码：SSOP
封装等效代码：SSOP28,.3封装形状：RECTANGULAR
封装形式：SMALL OUTLINE, SHRINK PITCH峰值回流温度（摄氏度）：260
电源：3.3 V认证状态：Not Qualified
最大接收延迟：2.5 ns接收器位数：1
座面最大高度：2 mm子类别：Line Driver or Receivers
最大供电电压：3.6 V最小供电电压：3 V
标称供电电压：3.3 V表面贴装：YES
技术：CMOS温度等级：INDUSTRIAL
端子面层：Nickel/Palladium/Gold (Ni/Pd/Au)端子形式：GULL WING
端子节距：0.65 mm端子位置：DUAL
处于峰值回流温度下的最长时间：NOT SPECIFIED宽度：5.3 mm
Base Number Matches：1

SN65LV1224DBG4 数据手册

 浏览型号SN65LV1224DBG4的Datasheet PDF文件第2页浏览型号SN65LV1224DBG4的Datasheet PDF文件第3页浏览型号SN65LV1224DBG4的Datasheet PDF文件第4页浏览型号SN65LV1224DBG4的Datasheet PDF文件第5页浏览型号SN65LV1224DBG4的Datasheet PDF文件第6页浏览型号SN65LV1224DBG4的Datasheet PDF文件第7页 
SN65LV1023/SN65LV1224  
www.ti.com  
SLLS527H–FEBRUARY 2002–REVISED FEBRUARY 2007  
30-MHz TO 66-MHz, 10:1 LVDS SERIALIZER/DESERIALIZER  
FEATURES  
•
•
•
•
•
Synchronization Mode for Faster Lock  
Lock Indicator  
•
300-Mbps to 660-Mbps Serial LVDS Data  
Payload Bandwidth at 30-MHz to 66-MHz  
System Clock  
No External Components Required for PLL  
Low-Cost 28-Pin SSOP Package  
•
•
Pin-Compatible Superset of NSM  
DS92LV1023/DS92LV1224  
Industrial Temperature Qualified,  
TA = –40°C to 85°C  
Chipset (Serializer/Deserializer) Power  
Consumption <450 mW (Typ) at 66 MHz  
•
•
Programmable Edge Trigger on Clock  
Flow-Through Pinout for Easy PCB Layout  
SN65LV1023  
Serializer  
SN65LV1224  
Deserializer  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
1
28  
27  
26  
25  
24  
23  
22  
21  
20  
19  
18  
17  
16  
15  
SYNC1  
SYNC2  
DIN0  
DVCC  
DVCC  
AVCC  
AGND  
PWRDN  
AGND  
DO+  
DO-  
AGND  
DEN  
AGND  
RCLK_R/F  
REFCLK  
AVCC  
RI+  
RI-  
PWRDN  
REN  
RCLK  
ROUT0  
ROUT1  
ROUT2  
ROUT3  
ROUT4  
DVCC  
2
2
3
3
4
4
DIN1  
DIN2  
DIN3  
DIN4  
DIN5  
DIN6  
DIN7  
DIN8  
5
5
6
6
7
7
DGND  
DVCC  
8
8
9
9
DGND  
ROUT5  
ROUT6  
ROUT7  
ROUT8  
ROUT9  
10  
11  
12  
13  
14  
10  
11  
12  
13  
14  
LOCK  
AVCC  
AGND  
AGND  
DGND  
AGND  
AVCC  
DGND  
DGND  
DIN9  
TCLK_R/F  
TCLK  
DESCRIPTION  
The SN65LV1023 serializer and SN65LV1224 deserializer comprise a 10-bit serdes chipset designed to transmit  
and receive serial data over LVDS differential backplanes at equivalent parallel word rates from 30 MHz to 66  
MHz. Including overhead, this translates into a serial data rate between 360-Mbps and 792-Mbps payload  
encoded throughput.  
Upon power up, the chipset link can be initialized via a synchronization mode with internally generated SYNC  
patterns, or the deserializer can be allowed to synchronize to random data. By using the synchronization mode,  
the deserializer establishes lock within specified, shorter time parameters.  
The device can be entered into a power-down state when no data transfer is required. Alternatively, a mode is  
available to place the output pins in the high-impedance state without losing PLL lock.  
The SN65LV1023 and SN65LV1224 are characterized for operation over ambient air temperature of –40°C to  
85°C.  
ORDERING INFORMATION  
DEVICE  
Serializer  
PART NUMBER(1)  
SN65LV1023DB  
SN65LV1224DB  
Deserializer  
(1) For the most current package and ordering information, see the Package Option Addendum at the end  
of this document, or see the TI Web site at www.ti.com.  
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas  
Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
PRODUCTION DATA information is current as of publication date.  
Copyright © 2002–2007, Texas Instruments Incorporated  
Products conform to specifications per the terms of the Texas  
Instruments standard warranty. Production processing does not  
necessarily include testing of all parameters.  
1234567...21

中文翻译

下载PDF

与SN65LV1224DBG4相关器件

型号 品牌 获取价格 描述 数据表
SN65LV1224DBR TI

获取价格

 		暂无描述
SN65LV1224DBRG4 TI

获取价格

 		LINE RECEIVER, PDSO28, PLASTIC, SSOP-28
SN65LVCP114 TI

获取价格

 		14.2-Gbps Quad 1:2-2:1 MUX, Linear-Redriver With Signal Conditioning
SN65LVCP114ZJA TI

获取价格

 		14.2-Gbps Quad 1:2-2:1 MUX, Linear-Redriver With Signal Conditioning
SN65LVCP1412 TI

获取价格

 		14.2-GBPS Dual Channel, Dual Mode Linear Equalizer
SN65LVCP1412RLHR TI

获取价格

 		14.2-GBPS Dual Channel, Dual Mode Linear Equalizer
SN65LVCP1412RLHT TI

获取价格

 		14.2-GBPS Dual Channel, Dual Mode Linear Equalizer
SN65LVCP1414 TI

获取价格

 		14.2Gbps 四通道、双模线性均衡器
SN65LVCP1414RLJR TI

获取价格

 		14.2Gbps 四通道、双模线性均衡器 | RLJ | 38 | -40 to 85
SN65LVCP1414RLJT TI

获取价格

 		14.2Gbps 四通道、双模线性均衡器 | RLJ | 38 | -40 to 85

与SN65LV1224DBG4相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证