5秒后页面跳转
SN54LVC86AFKR PDF预览

SN54LVC86AFKR

更新时间: 2024-11-05 07:48:43
品牌 Logo 应用领域
德州仪器 - TI 输入元件石英晶振
页数 文件大小 规格书
8页 126K
描述
LVC/LCX/Z SERIES, QUAD 2-INPUT XOR GATE, CQCC20, LCC-20

SN54LVC86AFKR 数据手册

 浏览型号SN54LVC86AFKR的Datasheet PDF文件第2页浏览型号SN54LVC86AFKR的Datasheet PDF文件第3页浏览型号SN54LVC86AFKR的Datasheet PDF文件第4页浏览型号SN54LVC86AFKR的Datasheet PDF文件第5页浏览型号SN54LVC86AFKR的Datasheet PDF文件第6页浏览型号SN54LVC86AFKR的Datasheet PDF文件第7页 
SN54LVC86A, SN74LVC86A  
QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES  
SCAS288I – JANUARY 1993 – REVISED OCTOBER 1998  
SN54LVC86A . . . J OR W PACKAGE  
SN74LVC86A . . . D, DB, DGV, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Submicron Process  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
1A  
1B  
1Y  
2A  
2B  
V
CC  
1
2
3
4
5
6
7
14  
13  
12  
11  
10  
9
4B  
4A  
4Y  
3B  
3A  
3Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Typical V  
< 0.8 V at V  
(Output Ground Bounce)  
OLP  
2Y  
GND  
= 3.3 V, T = 25°C  
CC  
A
8
Typical V  
> 2 V at V  
(Output V  
Undershoot)  
OHV  
CC  
OH  
= 3.3 V, T = 25°C  
A
SN54LVC86A . . . FK PACKAGE  
(TOP VIEW)  
Inputs Accept Voltages to 5.5 V  
Package Options Include Plastic  
Small-Outline (D), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), and  
Thin Shrink Small-Outline (PW) Packages,  
Ceramic Flat (W) Package, Ceramic Chip  
Carriers (FK), and DIPs (J)  
3
2
1 20 19  
18  
4A  
NC  
4Y  
1Y  
NC  
2A  
4
5
6
7
8
17  
16  
15 NC  
14  
9 10 11 12 13  
NC  
2B  
description  
3B  
The  
exclusive-OR gate is designed for 2.7-V to 3.6-V  
operation and the SN74LVC86A quadruple  
SN54LVC86A  
quadruple  
2-input  
V
CC  
2-input exclusive-OR gate is designed for 1.65-V  
to 3.6-V V operation.  
NC – No internal connection  
CC  
The ’LVC86A devices perform the Boolean  
function Y = A B or Y = AB + AB in positive logic.  
A common application is as a true/complement element. If one of the inputs is low, the other input is reproduced  
in true form at the output. If one of the inputs is high, the signal on the other input is reproduced inverted at  
the output.  
Inputs can be driven from either 3.3-V or 5-V devices. This feature allows the use of these devices as translators  
in a mixed 3.3-V/5-V system environment.  
The SN54LVC86A is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74LVC86A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each gate)  
INPUTS  
OUTPUT  
Y
A
B
L
L
L
L
H
H
L
H
L
H
H
H
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
On products compliant to MIL-PRF-38535, all parameters are tested  
unless otherwise noted. On all other products, production  
processing does not necessarily include testing of all parameters.  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54LVC86AFKR相关器件

型号 品牌 获取价格 描述 数据表
SN54LVC86AJ TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LVC86AW TI

获取价格

QUADRUPLE 2-INPUT EXCLUSIVE-OR GATES
SN54LVC86AWR TI

获取价格

LVC/LCX/Z SERIES, QUAD 2-INPUT XOR GATE, CDFP14, CERAMIC, FP-14
SN54LVCH244A TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LVCH244A_07 TI

获取价格

OCTAL BUFFERS/DRIVERS OCTAL BUFFERS/DRIVERS
SN54LVCH244AFK TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LVCH244AJ TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LVCH244A-SP TI

获取价格

具有总线保持和三态输出的航天类 8 通道、2V 至 3.6V 缓冲器
SN54LVCH244AW TI

获取价格

OCTAL BUFFERS/DRIVERS WITH 3-STATE OUTPUTS
SN54LVCH245A TI

获取价格

OCTAL BUS TRANSCEIVERS WITH 3-STATE OUTPUTS