5秒后页面跳转
SN54LV126ANS PDF预览

SN54LV126ANS

更新时间: 2024-11-02 13:13:47
品牌 Logo 应用领域
德州仪器 - TI 输出元件
页数 文件大小 规格书
7页 130K
描述
暂无描述

SN54LV126ANS 数据手册

 浏览型号SN54LV126ANS的Datasheet PDF文件第2页浏览型号SN54LV126ANS的Datasheet PDF文件第3页浏览型号SN54LV126ANS的Datasheet PDF文件第4页浏览型号SN54LV126ANS的Datasheet PDF文件第5页浏览型号SN54LV126ANS的Datasheet PDF文件第6页浏览型号SN54LV126ANS的Datasheet PDF文件第7页 
SN54LV126A, SN74LV126A  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCES131C – MARCH 1998 – REVISED JULY 1998  
SN54LV126A . . . J OR W PACKAGE  
SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Typical V  
< 0.8 V at V , T = 25°C  
(Output Ground Bounce)  
OLP  
CC  
A
1OE  
1A  
V
CC  
4OE  
4A  
1
2
3
4
5
6
7
14  
13  
12  
11  
Typical V  
> 2 V at V , T = 25°C  
(Output V  
Undershoot)  
OHV  
CC  
OH  
1Y  
A
2OE  
2A  
4Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
10 3OE  
2Y  
9
8
3A  
3Y  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
GND  
SN54LV126A . . . FK PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D, NS), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), and  
Thin Shrink Small-Outline (PW) Packages,  
Ceramic Flat (W) Packages, Chip Carriers  
(FK), and DIPs (J)  
3
2
1
20 19  
18  
4
5
6
7
8
1Y  
NC  
4A  
17  
16  
15  
14  
NC  
4Y  
description  
2OE  
NC  
NC  
3OE  
These quadruple bus buffer gates are designed  
for 2-V to 5.5-V V operation.  
2A  
9 10 11 12 13  
CC  
The ’LV126A devices feature independent line  
drivers with 3-state outputs. Each output is  
disabled when the associated output-enable (OE)  
input is low.  
NC – No internal connection  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
The SN54LV126A is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74LV126A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54LV126ANS相关器件

型号 品牌 获取价格 描述 数据表
SN54LV126AW TI

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
SN54LV132A TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_04 TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_07 TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_08 TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AFK TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AJ TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AW TI

获取价格

QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV138A TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54LV138A_07 TI

获取价格

3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS