ꢀꢁ ꢂꢃ ꢄꢅꢆ ꢇ ꢈ ꢉꢊ ꢀꢁꢋ ꢃꢄꢅ ꢆꢇ ꢈꢉ
ꢌ
ꢌ
ꢍ
ꢉ
ꢄ
ꢎ
ꢏ
ꢄ
ꢐ
ꢁ
ꢑ
ꢒ
ꢓ
ꢃ
ꢏ
ꢄ
ꢐ
ꢁ
ꢑ
ꢌ
ꢑ
ꢔ
ꢓ
ꢌ
ꢑ
ꢕ
ꢀ
ꢖ
ꢑ
ꢗ
ꢍ
ꢄ
ꢒ
ꢐ
ꢘ
ꢄ
ꢑ
ꢙ
ꢑ
ꢕ
ꢀ
SCLS396I − APRIL 1998 − REVISED APRIL 2005
D
D
D
D
2-V to 5.5-V V
Operation
D
D
D
I
Supports Partial-Power-Down Mode
CC
off
Operation
Max t of 7.5 ns at 5 V
pd
Latch-Up Performance Exceeds 250 mA Per
JESD 17
Support Mixed-Mode Voltage Operation on
All Ports
ESD Protection Exceeds JESD 22
− 2000-V Human-Body Model (A114-A)
− 200-V Machine Model (A115-A)
Designed Specifically for High-Speed
Memory Decoders and Data-Transmission
Systems
− 1000-V Charged-Device Model (C101)
D
Incorporate Two Enable Inputs to Simplify
Cascading and/or Data Reception
SN54LV139A . . . J OR W PACKAGE
SN74LV139A . . . D, DB, DGV, NS,
OR PW PACKAGE
SN54LV139A . . . FK PACKAGE
(TOP VIEW)
SN74LV139A . . . RGY PACKAGE
(TOP VIEW)
(TOP VIEW)
1G
1A
V
1
16
3
2
1
20 19
18
1
2
3
4
5
6
7
8
16
15
14
13
CC
2A
2B
NC
1B
1Y0
NC
4
5
6
7
8
2G
2A
2B
1A
1B
1Y0
1Y1
1Y2
1Y3
15
14
13
12
11
10
2
3
4
5
6
7
2G
2A
2B
2Y0
2Y1
2Y2
17
16
1B
1Y0
1Y1
1Y2
1Y3
GND
15 2Y0
1Y1
1Y2
12 2Y0
14
9 10 11 12 13
2Y1
11
10
9
2Y1
2Y2
2Y3
8
9
NC − No internal connection
description/ordering information
The ’LV139A devices are dual 2-line to 4-line decoders/demultiplexers designed for 2-V to 5.5-V V
operation.
CC
ORDERING INFORMATION
ORDERABLE
PART NUMBER
TOP-SIDE
MARKING
†
PACKAGE
T
A
QFN − RGY
SOIC − D
Reel of 1000
Tube of 40
SN74LV139ARGYR
SN74LV139AD
LV139A
LV139A
Reel of 2500
Reel of 2000
Reel of 2000
Tube of 90
SN74LV139ADR
SN74LV139ANSR
SN74LV139ADBR
SN74LV139APW
SN74LV139APWR
SN74LV139APWT
SN74LV139ADGVR
SNJ54LV139AJ
SOP − NS
74LV139A
LV139A
SSOP − DB
−40°C to 85°C
Reel of 2000
Reel of 250
Reel of 2000
Tube of 25
TSSOP − PW
LV139A
TVSOP − DGV
CDIP − J
LV139A
SNJ54LV139AJ
SNJ54LV139AW
SNJ54LV139AFK
−55°C to 125°C
CFP − W
Tube of 150
Tube of 55
SNJ54LV139AW
SNJ54LV139AFK
LCCC − FK
†
Package drawings, standard packing quantities, thermal data, symbolization, and PCB design
guidelines are available at www.ti.com/sc/package.
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
Copyright 2005, Texas Instruments Incorporated
ꢍ ꢁ ꢄꢑꢀꢀ ꢓ ꢒꢚ ꢑꢕꢛ ꢐꢀ ꢑ ꢁ ꢓꢒꢑꢌ ꢜꢝ ꢞꢟ ꢠꢡꢢ ꢣꢤꢥ ꢦꢜ ꢢꢡ ꢦꢜꢧ ꢞꢦꢟ ꢘꢕ ꢓ ꢌ ꢍ ꢔꢒ ꢐꢓ ꢁ
ꢜ
ꢌ
ꢉ
ꢒ
ꢉ
ꢞ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢢ
ꢣ
ꢩ
ꢩ
ꢥ
ꢦ
ꢜ
ꢧꢟ
ꢡ
ꢨ
ꢪ
ꢣ
ꢫ
ꢬ
ꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢠ
ꢧ
ꢥ
ꢭ
ꢘ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢟ
ꢢ
ꢡ
ꢦ
ꢨ
ꢡ
ꢩ
ꢤ
ꢜ
ꢡ
ꢟ
ꢪ
ꢥ
ꢢ
ꢞ
ꢨꢞ
ꢢ
ꢧ
ꢜ
ꢞ
ꢡ
ꢦ
ꢟ
ꢪ
ꢥ
ꢩ
ꢜ
ꢝ
ꢥ
ꢜ
ꢥ
ꢩ
ꢤ
ꢟ
ꢡ
ꢨ
ꢒꢥꢮ
ꢧ
ꢟ
ꢐ
ꢦ
ꢟ
ꢜ
ꢩ
ꢣ
ꢤ
ꢥ
ꢦ
ꢜ
ꢟ
ꢟ
ꢜ
ꢧ
ꢦ
ꢠ
ꢧ
ꢩ
ꢠ
ꢯ
ꢧ
ꢩ
ꢩ
ꢧ
ꢦ
ꢜ
ꢰ
ꢭ
ꢘ
ꢩ
ꢡ
ꢠ
ꢣ
ꢢ
ꢜ
ꢞ
ꢡ
ꢦ
ꢪꢧ ꢩ ꢧ ꢤ ꢥ ꢜ ꢥ ꢩ ꢟ ꢭ
ꢪ
ꢩ
ꢡ
ꢢ
ꢥ
ꢟ
ꢟ
ꢞ
ꢦ
ꢱ
ꢠ
ꢡ
ꢥ
ꢟ
ꢦ
ꢡ
ꢜ
ꢦ
ꢥ
ꢢ
ꢥ
ꢟ
ꢟ
ꢧ
ꢩ
ꢞ
ꢬ
ꢰ
ꢞ
ꢦ
ꢢ
ꢬ
ꢣ
ꢠ
ꢥ
ꢜ
ꢥ
ꢟ
ꢜ
ꢞ
ꢦ
ꢱ
ꢡ
ꢨ
ꢧ
ꢬ
ꢬ
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265