5秒后页面跳转
捷配首页

Datasheet > 暂无类别数据> SN54LV126AW
SN54LV126AW PDF预览

SN54LV126AW

更新时间： 2024-11-05 23:03:07
品牌 Logo 应用领域
德州仪器 - TI 总线驱动器总线收发器逻辑集成电路输出元件
页数 文件大小 规格书
7页 130K
描述
QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS

阅读下载

中文翻译

获取价格

SN54LV126AW 技术参数

生命周期：Obsolete零件包装代码：DFP
包装说明：DFP,针数：14
Reach Compliance Code：unknown风险等级：5.84
Is Samacsys：N系列：LV/LV-A/LVX/H
JESD-30 代码：R-GDFP-F14长度：9.21 mm
逻辑集成电路类型：BUS DRIVER位数：1
功能数量：4端口数量：2
端子数量：14最高工作温度：125 °C
最低工作温度：-55 °C输出特性：3-STATE
输出极性：TRUE封装主体材料：CERAMIC, GLASS-SEALED
封装代码：DFP封装形状：RECTANGULAR
封装形式：FLATPACK传播延迟（tpd）：18.5 ns
认证状态：Not Qualified座面最大高度：2.03 mm
最大供电电压 (Vsup)：5.5 V最小供电电压 (Vsup)：2 V
标称供电电压 (Vsup)：2.5 V表面贴装：YES
技术：CMOS温度等级：MILITARY
端子形式：FLAT端子节距：1.27 mm
端子位置：DUAL宽度：6.29 mm
Base Number Matches：1

SN54LV126AW 数据手册

 浏览型号SN54LV126AW的Datasheet PDF文件第2页浏览型号SN54LV126AW的Datasheet PDF文件第3页浏览型号SN54LV126AW的Datasheet PDF文件第4页浏览型号SN54LV126AW的Datasheet PDF文件第5页浏览型号SN54LV126AW的Datasheet PDF文件第6页浏览型号SN54LV126AW的Datasheet PDF文件第7页 
SN54LV126A, SN74LV126A  
QUADRUPLE BUS BUFFER GATES  
WITH 3-STATE OUTPUTS  
SCES131C – MARCH 1998 – REVISED JULY 1998  
SN54LV126A . . . J OR W PACKAGE  
SN74LV126A . . . D, DB, DGV, NS, OR PW PACKAGE  
(TOP VIEW)  
EPIC (Enhanced-Performance Implanted  
CMOS) Process  
Typical V  
< 0.8 V at V , T = 25°C  
(Output Ground Bounce)  
OLP  
CC  
A
1OE  
1A  
V
CC  
4OE  
4A  
1
2
3
4
5
6
7
14  
13  
12  
11  
Typical V  
> 2 V at V , T = 25°C  
(Output V  
Undershoot)  
OHV  
CC  
OH  
1Y  
A
2OE  
2A  
4Y  
Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
10 3OE  
2Y  
9
8
3A  
3Y  
ESD Protection Exceeds 2000 V Per  
MIL-STD-883, Method 3015; Exceeds 200 V  
Using Machine Model (C = 200 pF, R = 0)  
GND  
SN54LV126A . . . FK PACKAGE  
(TOP VIEW)  
Package Options Include Plastic  
Small-Outline (D, NS), Shrink Small-Outline  
(DB), Thin Very Small-Outline (DGV), and  
Thin Shrink Small-Outline (PW) Packages,  
Ceramic Flat (W) Packages, Chip Carriers  
(FK), and DIPs (J)  
3
2
1
20 19  
18  
4
5
6
7
8
1Y  
NC  
4A  
17  
16  
15  
14  
NC  
4Y  
description  
2OE  
NC  
NC  
3OE  
These quadruple bus buffer gates are designed  
for 2-V to 5.5-V V operation.  
2A  
9 10 11 12 13  
CC  
The ’LV126A devices feature independent line  
drivers with 3-state outputs. Each output is  
disabled when the associated output-enable (OE)  
input is low.  
NC – No internal connection  
To ensure the high-impedance state during power up or power down, OE should be tied to GND through a  
pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the  
driver.  
The SN54LV126A is characterized for operation over the full military temperature range of –55°C to 125°C. The  
SN74LV126A is characterized for operation from –40°C to 85°C.  
FUNCTION TABLE  
(each buffer)  
INPUTS  
OUTPUT  
Y
OE  
A
H
L
H
H
L
H
L
X
Z
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of  
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.  
EPIC is a trademark of Texas Instruments Incorporated.  
Copyright 1998, Texas Instruments Incorporated  
UNLESS OTHERWISE NOTED this document contains PRODUCTION  
DATA information current as of publication date. Products conform to  
specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all  
parameters.  
1
POST OFFICE BOX 655303 • DALLAS, TEXAS 75265  
1234567

中文翻译

下载PDF

与SN54LV126AW相关器件

型号 品牌 获取价格 描述 数据表
SN54LV132A TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_04 TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_07 TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132A_08 TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AFK TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AJ TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV132AW TI

获取价格

 		QUADRUPLE POSITIVE-NAND GATES WITH SCHMITT-TRIGGER INPUTS
SN54LV138A TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54LV138A_07 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS
SN54LV138A_10 TI

获取价格

 		3-LINE TO 8-LINE DECODERS/DEMULTIPLEXERS

与SN54LV126AW相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证