5秒后页面跳转
SN54F175J PDF预览

SN54F175J

更新时间: 2024-10-30 22:40:51
品牌 Logo 应用领域
德州仪器 - TI 触发器锁存器逻辑集成电路
页数 文件大小 规格书
5页 75K
描述
QUADRUPLE D-TYPE FLIP-FLOPS WITH CLEAR

SN54F175J 技术参数

是否Rohs认证:不符合生命周期:Obsolete
零件包装代码:DIP包装说明:0.300 INCH, CERAMIC, DIP-14
针数:14Reach Compliance Code:not_compliant
HTS代码:8542.39.00.01风险等级:5.81
Is Samacsys:N系列:F/FAST
JESD-30 代码:R-GDIP-T16长度:19.56 mm
负载电容(CL):50 pF逻辑集成电路类型:D FLIP-FLOP
最大频率@ Nom-Sup:100000000 Hz最大I(ol):0.02 A
位数:4功能数量:1
端子数量:16最高工作温度:125 °C
最低工作温度:-55 °C输出极性:COMPLEMENTARY
封装主体材料:CERAMIC, GLASS-SEALED封装代码:DIP
封装等效代码:DIP16,.3封装形状:RECTANGULAR
封装形式:IN-LINE峰值回流温度(摄氏度):NOT SPECIFIED
电源:5 V最大电源电流(ICC):34 mA
传播延迟(tpd):10.5 ns认证状态:Not Qualified
座面最大高度:5.08 mm子类别:FF/Latches
最大供电电压 (Vsup):5.5 V最小供电电压 (Vsup):4.5 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:TTL温度等级:MILITARY
端子形式:THROUGH-HOLE端子节距:2.54 mm
端子位置:DUAL处于峰值回流温度下的最长时间:NOT SPECIFIED
触发器类型:POSITIVE EDGE宽度:7.62 mm
最小 fmax:100 MHzBase Number Matches:1

SN54F175J 数据手册

 浏览型号SN54F175J的Datasheet PDF文件第2页浏览型号SN54F175J的Datasheet PDF文件第3页浏览型号SN54F175J的Datasheet PDF文件第4页浏览型号SN54F175J的Datasheet PDF文件第5页 
SN54F175, SN74F175  
QUADRUPLE D-TYPE FLIP-FLOPS  
WITH CLEAR  
SDFS058A – D2932, MARCH 1987 – REVISED OCTOBER 1993  
SN54F175 . . . J PACKAGE  
SN74F175 . . . D OR N PACKAGE  
(TOP VIEW)  
Contain Four Flip-Flops With Double-Rail  
Outputs  
Buffered Clock and Direct Clear Inputs  
Applications Include:  
Buffer/Storage Registers  
Shift Registers  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
12  
11  
10  
9
V
CLR  
1Q  
1Q  
1D  
2D  
2Q  
2Q  
GND  
CC  
4Q  
4Q  
4D  
3D  
3Q  
3Q  
CLK  
Pattern Generators  
Package Options Include Plastic  
Small-Outline Packages, Ceramic Chip  
Carriers, and Standard Plastic and Ceramic  
300-mil DIPs  
description  
SN54F175 . . . FK PACKAGE  
(TOP VIEW)  
These monolithic, positive-edge-triggered flip-  
flops utilize TTL circuitry to implement D-type  
flip-flop logic with a direct clear (CLR) input.  
Information at the data (D) inputs meeting setup  
time requirements is transferred to outputs on the  
positive-going edge of the clock pulse. Clock  
triggering occurs at a particular voltage level and  
is not directly related to the transition time of the  
positive-going pulse. When the clock (CLK) input  
is at either the high or low level, the D-input signal  
has no effect at the output.  
3
2
1
20 19  
18  
4Q  
4D  
NC  
3D  
3Q  
1Q  
1D  
NC  
2D  
2Q  
4
5
6
7
8
17  
16  
15  
14  
9 10 11 12 13  
The SN54F175 is characterized for operation over  
the full military temperature range of 55°C to  
125°C. The SN74F175 is characterized for  
operation from 0°C to 70°C.  
NC – No internal connection  
FUNCTION TABLE  
INPUTS  
OUTPUTS  
CLR  
L
CLK  
D
X
H
L
Q
L
Q
H
L
X
H
H
L
H
H
H
L
X
Q
Q
0
0
Copyright 1993, Texas Instruments Incorporated  
PRODUCTION DATA information is current as of publication date.  
Products conform to specifications per the terms of Texas Instruments  
standard warranty. Production processing does not necessarily include  
testing of all parameters.  
2–1  
POST OFFICE BOX 655303 DALLAS, TEXAS 75265  

与SN54F175J相关器件

型号 品牌 获取价格 描述 数据表
SN54F175J-00 TI

获取价格

F/FAST SERIES, POSITIVE EDGE TRIGGERED D FLIP-FLOP, COMPLEMENTARY OUTPUT, CDIP16
SN54F20 TI

获取价格

DUAL 4-INPUT POSITIVE-NAND GATES
SN54F20_14 TI

获取价格

DUAL 4-INPUT POSITIVE-NAND GATES
SN54F20FK TI

获取价格

DUAL 4-INPUT POSITIVE-NAND GATES
SN54F20FKR TI

获取价格

暂无描述
SN54F20J TI

获取价格

DUAL 4-INPUT POSITIVE-NAND GATES
SN54F21 TI

获取价格

DUAL 4-INPUT POSITIVE-AND GATES
SN54F21_12 TI

获取价格

DUAL 4-INPUT POSITIVE-AND GATES
SN54F21FK TI

获取价格

DUAL 4-INPUT POSITIVE-AND GATES
SN54F21J TI

获取价格

DUAL 4-INPUT POSITIVE-AND GATES