Datasheet > SI5380

SI5380

更新时间： 2024-09-18 01:10:07

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
53页	1367K
描述
Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

SI5380 数据手册

Si5380 Rev D Data Sheet

Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

KEY FEATURES

The Si5380 is a high performance, integer-based (M/N) clock generator for small cell

applications which demand the highest level of integration and phase noise perform-

• DSPLL eliminates external VCXO and

analog loop filter components

ance. Based on Silicon Laboratories’ 4^thgeneration DSPLL^™technology, the Si5380

combines frequency synthesis and jitter attenuation in a highly integrated digital solu-

tion that eliminates the need for external VCXO and loop filter components. A low-cost,

fixed-frequency crystal provides frequency stability for free-run and holdover modes.

This all-digital solution provides superior performance that is highly immune to external

board disturbances such as power supply noise.

• Supports JESD204B clocking: DCLK and

SYSREF

• Ultra-low jitter of 65 fs

• Input frequency range:

• External Crystal: 54 MHz

• Differential: 11.52 MHz to 737.28 MHz

• LVCMOS: 11.52 MHz to 245.76 MHz

Applications:

• Output frequency range:

• Differential: 480 kHz to 1.47456 GHz

• JESD204B clock generation

• LVCMOS: 480 kHz to 245.76 MHz

• Status monitoring

• Remote Radio Units (RRU), Remote Access Networks (RAN), picocells, small cells

• Wireless base stations (3G, GSM, W-CDMA, 4G/LTE, LTE-A)

• Remote Radio Head (RRH), wireless repeaters, wireless backhaul

• Data conversion sampling clocks (ADC, DAC, DDC, DUC)

• Hitless switching

• Si5380: 4 input, 12 output, 64-QFN 9×9 mm

54 MHz XTAL

÷INT

OUT0A

OUT0

OUT1

OUT2

OSC

÷INT

Delay

IN0

IN1

IN2

÷INT

DSPLL

4 Input

Clocks

OUT3

OUT4

÷INT

Device and

System Clocks

OUT5

IN3/FB_IN

OUT6

OUT7

OUT8

OUT9

OUT9A

Status Flags

I2C / SPI

Status Monitor

Control

NVM

Si5380

silabs.com | Smart. Connected. Energy-friendly.

Rev. 1.0

12 3 4 5 6 7...53

中文翻译

下载PDF

与SI5380相关器件

型号	品牌	获取价格	描述	数据表
SI5380_16	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380A-B-GM	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380A-D-GM	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-D	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380-D-EVB	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-EVB	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5381	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
SI5381A-D04991-GM	SILICON	获取价格	Processor Specific Clock Generator,
Si5381A-E-GM	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
Si5381E-E-EVB	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks