Datasheet > SI5380A-B-GM

SI5380A-B-GM

更新时间： 2024-09-18 01:15:27

品牌	Logo	应用领域
芯科 - SILICON		/
页数	文件大小	规格书
50页	1109K
描述
Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

阅读下载

中文翻译

获取价格

数据手册
替代型号

如果您发现信息不准确，欢迎纠错

SI5380A-B-GM 数据手册

Ultra-Low Phase Noise, 12-output JESD204B

Clock Generator

Si5380 Data Sheet

The Si5380 is a high performance, integer-based (M/N) clock generator for small cell ap-

plications which demand the highest level of integration and phase noise performance.

KEY FEATURES

Based on Silicon Laboratories’ 4th generation DSPLL technology, the Si5380 combines

• Digital frequency synthesis eliminates

frequency synthesis and jitter attenuation in a highly integrated digital solution that elimi-

external VCXO and analog loop filter

nates the need for external VCXO and loop filter components. A low cost, fixed-frequen-

components

cy crystal provides frequency stability for free-run and holdover modes. This all-digital

• Supports JESD204B clocking: DCLK and

SYSREF

solution provides superior performance that is highly immune to external board distur-

bances such as power supply noise.

• Input frequency range:

Applications

• Differential: 10 MHz – 750 MHz

• LVCMOS: 10 MHz – 250 MHz

• JESD204B clock generation

• Output frequency range:

• Differential: 480 kHz – 1.47456 GHz

• Remote Radio Units (RRU), Remote Access Networks (RAN), picocells, small cells

• Wireless base stations (3G, GSM, W-CDMA, 4G/LTE, LTE-A)

• Remote Radio Head (RRH), wireless repeaters, wireless backhaul

• Data conversion sampling clocks (ADC, DAC, DDC, DUC)

• LVCMOS: 480 kHz – 250 MHz

54MHz

XTAL

Si5380

IN_SEL

OSC

÷R^0A

÷R⁰

÷R¹

÷R²

÷R³

÷R⁴

÷R⁵

÷R⁶

÷R⁷

OUT0A

OUT0

OUT1

OUT2

OUT3

OUT4

OUT5

OUT6

IN0

IN1

IN2

÷P⁰

÷P¹

÷P²

÷P³

DSPLL

IN3/

FB_IN

t⁰

t¹

÷N⁰

÷N¹

÷N²

÷N³

I2C_SEL

SDA/SDI

A1/SDO

SCLK

I²C/

SPI

t²

t³

t⁴

A0/CSb

NVM

OUT7

OUT8

OUT9

OUT9A

÷N⁴

÷R⁸

÷R⁹

INTRb

LOLb

Status

Monitor

÷R^9A

SYNCb

OEb

PDNb RSTb

silabs.com | Smart. Connected. Energy-friendly.

Rev. 0.96

12 3 4 5 6 7...50

中文翻译

下载PDF

SI5380A-B-GM 替代型号

型号	品牌	替代类型	描述	数据表
Si5380A-D-GM	SILICON	类似代替	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator

与SI5380A-B-GM相关器件

型号	品牌	获取价格	描述	数据表
Si5380A-D-GM	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-D	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
Si5380-D-EVB	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5380-EVB	SILICON	获取价格	Ultra-Low Phase Noise, 12-output JESD204B Clock Generator
SI5381	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
SI5381A-D04991-GM	SILICON	获取价格	Processor Specific Clock Generator,
Si5381A-E-GM	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
Si5381E-E-EVB	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
Si5381E-E-GM	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks
Si5382A-E-GM	SILICON	获取价格	Multi-DSPLL Wireless Jitter Attenuating Clocks