5秒后页面跳转
S25FL128SDSBHV310 PDF预览

S25FL128SDSBHV310

更新时间: 2024-09-19 15:50:15
品牌 Logo 应用领域
赛普拉斯 - CYPRESS 时钟内存集成电路
页数 文件大小 规格书
149页 4642K
描述
Flash, 32MX4, PBGA24, FBGA-24

S25FL128SDSBHV310 技术参数

生命周期:Active包装说明:TBGA,
Reach Compliance Code:compliant风险等级:5.6
其他特性:ALSO CONFIGURABLE AS 128M X 1备用内存宽度:2
最大时钟频率 (fCLK):80 MHzJESD-30 代码:R-PBGA-B24
长度:8 mm内存密度:134217728 bit
内存集成电路类型:FLASH内存宽度:4
功能数量:1端子数量:24
字数:33554432 words字数代码:32000000
工作模式:SYNCHRONOUS最高工作温度:105 °C
最低工作温度:-40 °C组织:32MX4
封装主体材料:PLASTIC/EPOXY封装代码:TBGA
封装形状:RECTANGULAR封装形式:GRID ARRAY, THIN PROFILE
并行/串行:SERIAL编程电压:3 V
座面最大高度:1.2 mm最大供电电压 (Vsup):3.6 V
最小供电电压 (Vsup):2.7 V标称供电电压 (Vsup):3 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
类型:NOR TYPE宽度:6 mm
最长写入周期时间 (tWC):500 msBase Number Matches:1

S25FL128SDSBHV310 数据手册

 浏览型号S25FL128SDSBHV310的Datasheet PDF文件第2页浏览型号S25FL128SDSBHV310的Datasheet PDF文件第3页浏览型号S25FL128SDSBHV310的Datasheet PDF文件第4页浏览型号S25FL128SDSBHV310的Datasheet PDF文件第5页浏览型号S25FL128SDSBHV310的Datasheet PDF文件第6页浏览型号S25FL128SDSBHV310的Datasheet PDF文件第7页 
S25FL128S/S25FL256S  
128 Mbit (16 Mbyte)/256 Mbit (32 Mbyte)  
3.0V SPI Flash Memory  
Features  
CMOS 3.0 Volt Core with Versatile I/O  
Serial Peripheral Interface (SPI) with Multi-I/O  
– SPI Clock polarity and phase modes 0 and 3  
– Double Data Rate (DDR) option  
Cycling Endurance  
– 100,000 Program-Erase Cycles, minimum  
Data Retention  
– 20 Year Data Retention, minimum  
– Extended Addressing: 24- or 32-bit address options  
– Serial Command set and footprint compatible with  
S25FL-A, S25FL-K, and S25FL-P SPI families  
– Multi I/O Command set and footprint compatible with  
S25FL-P SPI family  
Security features  
– One Time Program (OTP) array of 1024 bytes  
– Block Protection:  
– Status Register bits to control protection against  
program or erase of a contiguous range of sectors.  
– Hardware and software control options  
– Advanced Sector Protection (ASP)  
– Individual sector protection controlled by boot code or  
password  
READ Commands  
– Normal, Fast, Dual, Quad, Fast DDR, Dual DDR, Quad  
DDR  
– AutoBoot - power up or reset and execute a Normal or  
Quad read command automatically at a preselected  
address  
– Common Flash Interface (CFI) data for configuration  
information.  
Cypress® 65 nm MirrorBit® Technology with Eclipse™  
Architecture  
Core Supply Voltage: 2.7V to 3.6V  
I/O Supply Voltage: 1.65V to 3.6V  
– SO16 and FBGA packages  
Programming (1.5 Mbytes/s)  
– 256 or 512 Byte Page Programming buffer options  
– Quad-Input Page Programming (QPP) for slow clock  
systems  
– Automatic ECC -internal hardware Error Correction Code  
generation with single bit error correction  
Temperature Range / Grade:  
– Industrial (-40°C to +85°C)  
– Industrial Plus (-40°C to +105°C)  
– Automotive AEC-Q100 Grade 3 (-40°C to +85°C)  
– Automotive AEC-Q100 Grade 2 (-40°C to +105°C)  
– Automotive AEC-Q100 Grade 1 (-40°C to +125°C)  
Erase (0.5 to 0.65 Mbytes/s)  
– Hybrid sector size option - physical set of thirty two 4-kbyte  
sectors at top or bottom of address space with all  
remaining sectors of 64 kbytes, for compatibility with prior  
generation S25FL devices  
Packages (all Pb-free)  
– 16-lead SOIC (300 mil)  
– WSON 6 x 8 mm  
– BGA-24 6 x 8 mm  
– Uniform sector option - always erase 256-kbyte blocks for  
software compatibility with higher density and future  
devices.  
– 5 x 5 ball (FAB024) and 4 x 6 ball (FAC024) footprint  
options  
Cypress Semiconductor Corporation  
Document Number: 001-98283 Rev. *M  
198 Champion Court  
San Jose, CA 95134-1709  
408-943-2600  
Revised May 23, 2017