Sample &
Buy
Support &
Community
Product
Folder
Tools &
Software
Technical
Documents
RM42L432
SPNS180B –SEPTEMBER 2012–REVISED JUNE 2015
RM42L432 16- and 32-Bit RISC Flash Microcontroller
1 Device Overview
1.1 Features
1
• High-Performance Microcontroller for Safety-
Critical Applications
• Multiple Communication Interfaces
– Two CAN Controllers (DCANs)
– Dual CPUs Running in Lockstep
– ECC on Flash and RAM Interfaces
– Built-In Self-Test for CPU and On-Chip RAMs
– Error Signaling Module With Error Pin
– Voltage and Clock Monitoring
•
•
•
DCAN1 - 32 Mailboxes With Parity
Protection
DCAN2 - 16 Mailboxes With Parity
Protection
Compliant to CAN Protocol Version 2.0B
• ARM® Cortex®-R4 32-Bit RISC CPU
– Efficient 1.66 DMIPS/MHz With 8-Stage Pipeline
– 8-Region Memory Protection Unit (MPU)
– Open Architecture With Third-Party Support
• Operating Conditions
– Multibuffered Serial Peripheral Interface
(MibSPI) Module
•
128 Words With Parity Protection
– Two Standard Serial Peripheral Interface (SPI)
Modules
– UART (SCI) Interface With Local Interconnect
Network (LIN 2.1) Interface Support
– 100-MHz System Clock
– Core Supply Voltage (VCC): 1.2-V Nominal
– I/O Supply Voltage (VCCIO): 3.3-V Nominal
– ADC Supply Voltage (VCCAD): 3.3-V Nominal
• Integrated Memory
• Next Generation High-End Timer (N2HET) Module
– Up to 19 Programmable Pins
– 128-Word Instruction RAM With Parity
Protection
– Includes Hardware Angle Generator
– Dedicated High-End Timer Transfer Unit (HTU)
With MPU
– 384KB of Program Flash With ECC
– 32KB of RAM With ECC
– 16KB of Flash for Emulated EEPROM With
ECC
• Enhanced Quadrature Encoder Pulse (eQEP)
Module
– Motor Position Encoder Interface
• 12-Bit Multibuffered Analog-to-Digital Converter
(ADC) Module
• Hercules™ Common Platform Architecture
– Consistent Memory Map Across Family
– Real-Time Interrupt (RTI) Timer (OS Timer)
– 96-Channel Vectored Interrupt Module (VIM)
– 2-Channel Cyclic Redundancy Checker (CRC)
– 16 Channels
• Frequency-Modulated Phase-Locked Loop
(FMPLL) With Built-In Slip Detector
• IEEE 1149.1 JTAG Boundary Scan and ARM
CoreSight™ Components
– 64 Result Buffers With Parity Protection
• Up to 45 General-Purpose Input/Output (GPIO)
Pins
– 8 Dedicated Interrupt-Capable GPIO Pins
• Package
• Advanced JTAG Security Module (AJSM)
– 100-Pin Quad Flatpack (PZ) [Green]
1
An IMPORTANT NOTICE at the end of this data sheet addresses availability, warranty, changes, use in safety-critical applications,
intellectual property matters and other important disclaimers. PRODUCTION DATA.