5秒后页面跳转
PO74G112ATU PDF预览

PO74G112ATU

更新时间: 2024-11-15 06:04:35
品牌 Logo 应用领域
POTATO 触发器
页数 文件大小 规格书
6页 579K
描述
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP WITH CLEAR AND PRESET

PO74G112ATU 技术参数

生命周期:Contact Manufacturer包装说明:,
Reach Compliance Code:unknown风险等级:5.75
Base Number Matches:1

PO74G112ATU 数据手册

 浏览型号PO74G112ATU的Datasheet PDF文件第2页浏览型号PO74G112ATU的Datasheet PDF文件第3页浏览型号PO74G112ATU的Datasheet PDF文件第4页浏览型号PO74G112ATU的Datasheet PDF文件第5页浏览型号PO74G112ATU的Datasheet PDF文件第6页 
PO74G112A  
DUAL NEGATIVE-EDGE-TRIGGERED J-K FLIP-FLOP  
WITH CLEAR AND PRESET  
04/19/09  
74 Series GHz Logic  
FEATURES:  
DESCRIPTION:  
. Patented technology  
. Specified From –40°C to 85°C, –40°C to 125°C,  
and –55°C to 125°C  
. Operating frequency up to 750MHz with 15pf load  
. VCC Operates from 1.65V to 3.6V  
. Propagation delay < 2ns max with 15pf load  
. Low input capacitance: 4pf typical  
. Latch-Up Performance Exceeds 250 mA Per  
JESD 17  
Potato Semiconductor’s PO74G112A is designed for  
world top performance using submicron CMOS  
technology to achieve 750MHz TTL /CMOS output  
frequency with less than 2ns propagation delay.  
This dual negative-edge-triggered J-K flip-flop is  
designed for 1.65-V to 3.6-V VCC operation.  
Inputs can be driven from either 3.3V or 5V devices.  
This feature allows the use of these devices as  
translators in a mixed 3.3V/5V system environment.  
. ESD Protection Exceeds JESD 22  
. 5000-VHuman-BodyModel (A114-A)  
. 200-VMachineModel (A115-A)  
. Available in 16pin 150mil wide SOIC package  
. Available in 16pin 173mil wide TSSOP package  
Logic Block Diagram  
Pin Configuration  
1CLK  
1K  
V
CC  
1
2
3
4
5
6
7
8
16  
15  
14  
13  
1CLR  
2CLR  
2CLK  
1J  
1PRE  
1Q  
1CLK  
1K  
VCC  
1CLR  
2CLR  
2CLK  
2K  
PRE  
12 2K  
Q
Q
J
11  
10  
9
1Q  
2J  
1
1J  
K
2Q  
2PRE  
2Q  
CLR  
1PRE  
1Q  
GND  
PRE  
Q
Q
J
1Q  
2J  
Pin Description  
1
INPUTS  
OUTPUTS  
2Q  
2PRE  
2Q  
K
PRE  
L
CLR  
H
CLK  
X
J
X
X
X
L
K
X
X
X
L
Q
H
L
Q
L
CLR  
GND  
H
L
X
H
L
L
X
H
Q0  
H
L
H
H
H
Q 0  
L
H
H
H
L
L
H
H
H
H
X
H
H
H
H
X
Toggle  
H
H
H
Q0  
Q 0  
1
Copyright © Potato Semiconductor Corporation  

与PO74G112ATU相关器件

型号 品牌 获取价格 描述 数据表
PO74G125A POTATO

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
PO74G125ASR POTATO

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
PO74G125ASU POTATO

获取价格

QUADRUPLE BUS BUFFER GATES WITH 3-STATE OUTPUTS
PO74G126A POTATO

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
PO74G126ASR POTATO

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
PO74G126ASU POTATO

获取价格

QUADRUPLE BUS BUFFER GATE WITH 3-STATE OUTPUTS
PO74G139A POTATO

获取价格

DUAL2-LINETO4-LINEDECODER/DEMULTIPLEXER
PO74G139ASR POTATO

获取价格

DUAL2-LINETO4-LINEDECODER/DEMULTIPLEXER
PO74G139ASU POTATO

获取价格

DUAL2-LINETO4-LINEDECODER/DEMULTIPLEXER
PO74G139ATR POTATO

获取价格

DUAL2-LINETO4-LINEDECODER/DEMULTIPLEXER