PLL1700
P
L
®
L
1
7
0
0
49%
FPO
SBOS096A – JANUARY 1998 – REVISED MAY 2007
MULTI-CLOCK GENERATOR
FEATURES
● 27MHz MASTER CLOCK INPUT
DESCRIPTION
The PLL1700 is a low cost, multi-clock generator Phase
Lock Loop (PLL).
● GENERATED AUDIO SYSTEM CLOCK:
SCKO1: 33.8688MHz (Fixed)
SCKO2: 256fS
The PLL1700 can generate four systems clocks from a
27MHz reference input frequency.
SCKO3: 384fS
SCKO4: 768fS
The device gives customers both cost and space savings
by eliminating external components and enables custom-
ers to achieve the very low jitter performance needed for
high-performance audio digital-to-analog converters
(DACs) and/or analog-to-digital converters (ADCs).
● ZERO PPM ERROR OUTPUT CLOCKS
● LOW CLOCK JITTER: 150ps at SCKO3
● MULTIPLE SAMPLING FREQUENCIES:
fS = 32kHz, 44.1kHz, 48kHz, 64kHz,
88.2kHz, 96kHz
The PLL1700 is ideal for MPEG-2 applications that use a
27MHz master clock such as DVD players, DVD add-on
cards for multimedia PCs, digital HDTV systems, and set-
top boxes.
● +3.3V CMOS LOGIC INTERFACE
● DUAL POWER SUPPLIES: +5V and +3.3V
● SMALL PACKAGE: 20-Lead SSOP
MODE
ML
MC
MD
VDDP GNDP VDDB GNDB VDD GND
Power Supply
Mode
Control
I/F
Reset
OSC
RST
PLL2
XT1
XT2
PLL1
Counter P
SCKO3
Counter Q
SCKO2
MCKO MCKO
SCKO4
SCKO1
Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of
Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.
All trademarks are the property of their respective owners.
PRODUCTION DATA information is current as of publication date.
Products conform to specifications per the terms of Texas Instruments
standard warranty. Production processing does not necessarily include
testing of all parameters.
Copyright © 1998-2007, Texas Instruments Incorporated
www.ti.com