5秒后页面跳转
PLL1706 PDF预览

PLL1706

更新时间: 2024-11-10 06:04:07
品牌 Logo 应用领域
BB /
页数 文件大小 规格书
18页 158K
描述
3.3-V DUAL PLL MULTICLOCK GENERATOR

PLL1706 数据手册

 浏览型号PLL1706的Datasheet PDF文件第2页浏览型号PLL1706的Datasheet PDF文件第3页浏览型号PLL1706的Datasheet PDF文件第4页浏览型号PLL1706的Datasheet PDF文件第5页浏览型号PLL1706的Datasheet PDF文件第6页浏览型号PLL1706的Datasheet PDF文件第7页 
PLL1705  
PLL1706  
SLES046A – AUGUST 2002 – REVISED SEPTEMBER 2002  
3.3-V DUAL PLL MULTICLOCK GENERATOR  
FEATURES  
APPLICATIONS  
D
D
D
D
DVD Players  
D
D
27-MHz Master Clock Input  
Generated Audio System Clock:  
DVD Add-On Cards for Multimedia PCs  
Digital HDTV Systems  
Set-Top Boxes  
– SCKO0: 768 f (f = 44.1 kHz)  
S
S
– SCKO1: 384 f , 768 f (f = 44.1 kHz)  
S
S
S
– SCKO2: 256 f (f = 32, 44.1, 48, 64, 88.2,  
S
S
DESCRIPTION  
96 kHz)  
– SCKO3: 384 f (f = 32, 44.1, 48, 64, 88.2,  
The PLL1705 and PLL1706 are low cost, phase-locked  
loop (PLL) multiclock generators. The PLL1705 and  
PLL1706 can generate four system clocks from a 27-MHz  
reference input frequency. The clock outputs of the  
PLL1705can be controlled by sampling frequency-control  
pins and those of the PLL1706 can be controlled through  
serial-modecontrolpins. Thedevicegivescustomersboth  
cost and space savings by eliminating external  
components and enables customers to achieve the very  
low-jitterperformance needed for high performance audio  
DACs and/or ADCs. The PLL1705 and PLL1706 are ideal  
for MPEG-2 applications which use a 27-MHz master  
clock such as DVD players, DVD add-on cards for  
multimedia PCs, digital HDTV systems, and set-top  
boxes.  
S
S
96 kHz)  
D
D
D
Zero PPM Error Output Clocks  
Low Clock Jitter: 50 ps (Typical)  
Multiple Sampling Frequencies:  
– f = 32, 44.1, 48, 64, 88.2, 96 kHz  
S
D
D
3.3-V Single Power Supply  
PLL1705: Parallel Control  
PLL1706: Serial Control  
D
Package: 20-Pin SSOP (150 mil), Lead-Free  
Product  
FUNCTIONAL BLOCK DIAGRAM  
(ML)  
SR  
(MC) (MD)  
FS2  
FS1  
CSEL  
V
CC  
AGND  
V 1–3 DGND1–3  
DD  
ModeControl Interface  
Power Supply  
Reset  
PLL2  
XT1  
OSC  
XT2  
PLL1  
Divider  
Divider  
SCKO2  
Divider  
SCKO3  
MCKO1 MCKO2  
( ): PLL1706  
SCKO0  
SCKO1  
Pleasebe aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments  
semiconductor products and disclaimers thereto appears at the end of this data sheet.  
The PLL1705 and PLL1706 use the same die and they are electrically identical except for mode control.  
PRODUCTION DATA information is current as of publication date. Products  
conform to specifications per the terms of Texas Instruments standard warranty.  
Production processing does not necessarily include testing of all parameters.  
Copyright 2002, Texas Instruments Incorporated  

与PLL1706相关器件

型号 品牌 获取价格 描述 数据表
PLL1706DBQ TI

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQ BB

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQG4 BB

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQG4 TI

获取价格

3.3 V Dual PLL Multi-Clock Generator 20-SSOP -25 to 85
PLL1706DBQR BB

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQR TI

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQRG4 BB

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR
PLL1706DBQRG4 TI

获取价格

3.3 V Dual PLL Multi-Clock Generator 20-SSOP -25 to 85
PLL1707 BB

获取价格

3.3 V DUAL PLL MULTICLOCK GENERATOR
PLL1707 TI

获取价格

3.3-V DUAL PLL MULTICLOCK GENERATOR