5秒后页面跳转
捷配首页

Datasheet > PEX8648-BB50BC
PEX8648-BB50BC PDF预览

PEX8648-BB50BC

更新时间： 2024-11-13 20:05:07
品牌 Logo 应用领域
PLX PC外围集成电路
页数 文件大小 规格书
4页 247K
描述
PCI Bus Controller, CMOS, PBGA676, 27 X 27 MM, FCBGA-676

阅读下载

中文翻译

获取价格

PEX8648-BB50BC 技术参数

是否Rohs认证： 不符合生命周期：Obsolete
零件包装代码：BGA包装说明：BGA,
针数：676Reach Compliance Code：unknown
风险等级：5.44JESD-30 代码：S-PBGA-B676
端子数量：676封装主体材料：PLASTIC/EPOXY
封装代码：BGA封装形状：SQUARE
封装形式：GRID ARRAY峰值回流温度（摄氏度）：NOT SPECIFIED
认证状态：Not Qualified表面贴装：YES
技术：CMOS端子形式：BALL
端子位置：BOTTOM处于峰值回流温度下的最长时间：NOT SPECIFIED
uPs/uCs/外围集成电路类型：BUS CONTROLLER, PCIBase Number Matches：1

PEX8648-BB50BC 数据手册

 浏览型号PEX8648-BB50BC的Datasheet PDF文件第2页浏览型号PEX8648-BB50BC的Datasheet PDF文件第3页浏览型号PEX8648-BB50BC的Datasheet PDF文件第4页 
Version 1.0 2009  
PEX 8648  
PCIe Gen2, 5.0GT/s 48-lane, 12-port PCIe Switch  
Features  
ƒ PEX 8648 Vitals  
o 48-lane, 12-port PCIe Gen2 switch  
- Integrated 5.0 GT/s SerDes  
o 27 x 27mm2, 676-pin FCBGA package  
o Typical Power: 3.7 Watts  
The ExpressLaneTM PEX 8648 device offers PCI Express switching  
capability enabling users to add scalable high bandwidth, non-blocking  
interconnection to a wide variety of applications including servers,  
storage systems, and communications platforms. The PEX 8648 is  
well suited for fan-out, aggregation, and peer-to-peer applications.  
ƒ PEX 8648 Key Features  
o Standards Compliant  
- PCI Express Base Specification, r2.0  
(backwards compatible w/ PCIe r1.0a/1.1)  
- PCI Power Management Spec, r1.2  
- Microsoft Vista Compliant  
- Supports Access Control Services  
- Dynamic link-width control  
- Dynamic SerDes speed control  
o High Performance  
- Non-blocking switch fabric  
- Full line rate on all ports  
- Packet Cut-Thru with 140ns max packet  
latency (x16 to x16)  
- 2KB Max Payload Size  
High Performance & Low Packet Latency  
The PEX 8648 architecture supports packet cut-thru with a maximum  
latency of 140ns (x16 to x16). This, combined with large packet memory  
and non-blocking internal switch architecture, provides full line rate on all  
ports for performance-hungry applications such as servers and switch  
fabrics. The low latency enables applications to achieve high throughput and  
performance. In addition to low latency, the device supports a packet payload  
size of up to 2048 bytes, enabling the user to achieve even higher throughput.  
- Read Pacing (bandwidth throttling)  
- Dual-Cast  
o Flexible Configuration  
Data Integrity  
The PEX 8648 provides end-to-end CRC (ECRC) protection and Poison bit  
support to enable designs that require end-to-end data integrity. PLX also  
supports data path parity and memory (RAM) error correction as packets  
pass through the switch.  
- Ports configurable as x1, x2, x4, x8, x16  
- Registers configurable with strapping  
pins, EEPROM, I2C, or host software  
- Lane and polarity reversal  
- Compatible with PCIe 1.0a PM  
o Dual-Host & Fail-Over Support  
- Configurable Non-Transparent port  
- Moveable upstream port  
Flexible Register & Port Configuration  
The PEX 8648’s 12 ports can be configured to lane widths of x1, x2, x4, x8,  
or x16. Flexible buffer allocation, along with the device's flexible packet  
flow control, maximizes throughput for applications where more traffic  
flows in the downstream, rather than upstream, direction. Any port can be  
designated as the upstream port, which can be changed dynamically. The  
PEX 8648 also provides  
- Crosslink port capability  
o Quality of Service (QoS)  
- Eight traffic classes per port  
- Weighted round-robin source  
port arbitration  
o Reliability, Availability, Serviceability  
- 3 Hot Plug Ports with native HP Signals  
- All ports hot plug capable thru I2C  
(Hot Plug Controller on every port)  
- ECRC and Poison bit support  
- Data Path parity  
several ways to  
x4  
x8  
configure its registers.  
The device can be  
configured through  
strapping pins, I2C  
interface, host  
PEX 8648  
PEX 8648  
- Memory (RAM) Error Correction  
- INTA# and FATAL_ERR# signals  
- Advanced Error Reporting  
software, or an optional  
serial EEPROM. This  
allows for easy debug  
during the development  
phase, performance  
monitoring during the  
operation phase, and  
driver or software  
- Port Status bits and GPIO available  
- Per port error diagnostics  
- Performance Monitoring  
4 x8 2 x4  
x8  
11 x4  
x8  
• Per port payload & header counters  
PEX 8648  
PEX 8648  
upgrade. Figure 1  
shows some of the PEX  
8648’s common port  
configurations.  
2 x8 6x4  
Figure 1. Common Port Configurations  
10 x4  
1234

中文翻译

下载PDF

与PEX8648-BB50BC相关器件

型号 品牌 获取价格 描述 数据表
PEX8648-BB50BCF PLX

获取价格

 		PCI Bus Controller, CMOS, PBGA676, 27 X 27 MM, LEAD FREE, FCBGA-676
PEX8649 PLX

获取价格

 		PCI Express Gen 2 Switch, 48 Lanes, 12 Ports
PEX8649-16U16DAICRDK PLX

获取价格

 		PCI Express Gen 2 Switch, 48 Lanes, 12 Ports
PEX8649-AA50BCF PLX

获取价格

 		PCI Express Gen 2 Switch, 48 Lanes, 12 Ports
PEX8664 PLX

获取价格

 		PCI Express Gen 2 Switch, 64 Lanes, 16 Ports
PEX8664-16U8DBBRDK PLX

获取价格

 		PCI Express Gen 2 Switch, 64 Lanes, 16 Ports
PEX8664-AA50BCF PLX

获取价格

 		PCI Express Gen 2 Switch, 64 Lanes, 16 Ports
PEX8680 PLX

获取价格

 		PCI Express Gen 2 Switch, 80 Lanes, 20 Ports
PEX8680-16U8DBBRDK PLX

获取价格

 		PCI Express Gen 2 Switch, 80 Lanes, 20 Ports
PEX8680-AA50BCF PLX

获取价格

 		PCI Express Gen 2 Switch, 80 Lanes, 20 Ports

与PEX8648-BB50BC相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证