Datasheet > PEX9733-AA80BCG

PEX9733-AA80BCG

更新时间： 2024-11-14 00:45:35

品牌	Logo	应用领域
安华高科 - AVAGO		PC
页数	文件大小	规格书
3页	471K
描述
Managed PCI Express Switches Based on ExpressFabric Technology

阅读下载

中文翻译

获取价格

数据手册

如果您发现信息不准确，欢迎纠错

PEX9733-AA80BCG 数据手册

Product Brief

PEX9700 Series Switch Chips

Managed PCI Express Switches Based on ExpressFabric® Technology

Converge Servers and IO controllers with PCIe

General Features

n■

Create cost-eﬀective high-availability hyperscale systems

by enabling communication between in-rack hosts and

endpoints using PCIe

State-of-the-art switch fabric

– Sharing I/Os among multiple hosts

– Host-to-host DMA

Simplify connectivity while providing the highest PCIe

switching performance available for data center servers,

storage, and networks

– Low latency TWC

n■

Any port can be a host port or

Downstream (device) Port

Reduce latency, system complexity, and power consumption

by up to 50% in data-intensive environments

n■

Works with standard PCIe end-points

and hosts – and software, as well as

with existing application software

Take advantage of industry-ﬁrst features for most demanding

hyper-converged, NVMe and rack scale systems

n■

MSI-X support

n■

Allows ﬂexible fabric topologies

Avago PEX9700 switches allow customers to build high performance,

low latency, scalable, cost-eﬀective PCI Express-based fabrics. The

Key Advantages

n■

switches enable I/O sharing with standard SR-IOV or multifunction capability, allowing multiple hosts

or Nodes to reside on a single PCIe-based network. Hosts communicate through Ethernet-like DMA

(NIC DMA) with other hosts and end-points using application software. Hosts may also communicate

using Tunneled Window Connection (TWC), a special low latency host-to-host communication

capability for short packets.

PCI Express Switches

–12 to 97 Lanes with Integrated

on-chip SerDes

–5 to 25 Independent ports

–Designate any Port as the

Upstream Port

Shared I/O Using Standards

– Low-power SerDes (under 90 mW

per Lane)

PEX9700 switches allow the Virtual Functions (VFs) of SRIOV endpoints (such as an Avago

MegaRAID® SAS controller) to be shared and assigned to multiple hosts concurrently. Each host

can enumerate its assigned functions using standard BIOS and OS software and use them with

unmodiﬁed vendor-supplied drivers. The use of standard system software minimizes software

support costs.

– Device-Speciﬁc Relaxed Ordering

– Port conﬁguration

– Dedicated management port

for mCPU

– x4, x8, or x16, depending on Port

conﬁguration; x4 can down-train to

x1 and x2 width

General Purpose Host-to-Host DMA

Ethernet is used almost universally for server to server communications. PEX9700 switches

contain a virtual Ethernet NIC at each host port that allows Ethernet to be tunneled transparently

through the fabric to any and all servers that are connected. Internal Ethernet communications

using virtual Ethernet NICs and NIC DMA are complemented by the ability to share a physical

SRIOV NIC, thus providing compatibility with the vast library of applications that leverage

Ethernet communications.

– Conﬁgurable through serial EEPROM,

I2C, SMBus, and/or Host port

n■

Standards Compliant

– PCI Express Base Speciﬁcation, r3.1

(backward compatible w/ PCIe r2.0,

& r1.0a/1.1)

Software-Deﬁned Fabric

– PCI Power Management Spec, r1.2

n■

High Performance

The switches are built on a hybrid hardware/software platform that oﬀers high conﬁgurability and

ﬂexibility in regards to the number of hosts, end-points, and PCIe slots. The critical pathways have

direct hardware support, enabling the fabric to oﬀer non-blocking, line speed performance with

features such as I/O sharing and DMA. The solution is completed by management processor that

communicates with platform management via API and/or CLI. The solution oﬀers an innovative

approach to setup and control, making use of an oﬀ-chip management CPU (mCPU) to initialize

the PEX9700 switch, conﬁgure the routing tables, handle errors, Hot-Plug events, and enable the

solution to extend the capabilities without modifying the system software.

– Full line rate on all ports

– Cut-Thru packet latency of less than

150ns (x16 to x16)

– 2KB Max Payload Size

– Multicast through DMA

12 3

中文翻译

下载PDF

与PEX9733-AA80BCG相关器件

型号	品牌	获取价格	描述	数据表
PEX9733-B080BCG	BOARDCOM	获取价格	Managed PCI Express Switches Based on Express
PEX9749	BOARDCOM	获取价格	Managed PCI Express Switches Based on Express
PEX9749	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology
PEX9749-AA80BCG	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology
PEX9749-AARDK	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology
PEX9749-B080BCG	BOARDCOM	获取价格	Managed PCI Express Switches Based on Express
PEX9765	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology
PEX9765-AA80BCG	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology
PEX9765-B080BCG	BOARDCOM	获取价格	Managed PCI Express Switches Based on Express
PEX9781	AVAGO	获取价格	Managed PCI Express Switches Based on ExpressFabric Technology

与PEX9733-AA80BCG相关文章

国产厂商思特威CMOS图像传感器芯片单月出货超1亿颗，技术创新引领行业发展
2024-11-14

25
台积电5nm和3nm产能利用率达100%，半导体行业景气度持续攀升
2024-11-14

10
AMD宣布全球裁员约1000人，调整战略聚焦增长
2024-11-14

11
英伟达新AI芯片Rubin或提前半年亮相
2024-11-05

32

产品中心

服务支持

精选活动

关于我们

帮助中心

PEX9733-AA80BCG

PEX9733-AA80BCG 数据手册

与PEX9733-AA80BCG相关器件

与PEX9733-AA80BCG相关文章

您还可以找

产品中心

服务支持

精选活动

关于我们

帮助中心

PEX9733-AA80BCG

PEX9733-AA80BCG 数据手册

与PEX9733-AA80BCG相关器件

与PEX9733-AA80BCG相关文章

您还可以找

您在本页遇到什么问题？