5秒后页面跳转
PEX8532-BC25BI PDF预览

PEX8532-BC25BI

更新时间: 2024-01-29 13:31:58
品牌 Logo 应用领域
PLX 开关总线控制器微控制器和处理器外围集成电路PC时钟
页数 文件大小 规格书
4页 521K
描述
Flexible & Versatile PCI Express™ Switch

PEX8532-BC25BI 技术参数

生命周期:Obsolete包装说明:HBGA,
Reach Compliance Code:compliantECCN代码:3A001.A.3
HTS代码:8542.31.00.01风险等级:5.08
最大时钟频率:100 MHzJESD-30 代码:S-PBGA-B680
长度:35 mm湿度敏感等级:3
端子数量:680最高工作温度:85 °C
最低工作温度:-40 °C封装主体材料:PLASTIC/EPOXY
封装代码:HBGA封装形状:SQUARE
封装形式:GRID ARRAY, HEAT SINK/SLUG峰值回流温度(摄氏度):NOT SPECIFIED
认证状态:Not Qualified最大供电电压:1.1 V
最小供电电压:0.9 V标称供电电压:1 V
表面贴装:YES技术:CMOS
温度等级:INDUSTRIAL端子形式:BALL
端子节距:1 mm端子位置:BOTTOM
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:35 mm
uPs/uCs/外围集成电路类型:BUS CONTROLLER, PCIBase Number Matches:1

PEX8532-BC25BI 数据手册

 浏览型号PEX8532-BC25BI的Datasheet PDF文件第2页浏览型号PEX8532-BC25BI的Datasheet PDF文件第3页浏览型号PEX8532-BC25BI的Datasheet PDF文件第4页 
Version 1.6 2007  
PEX 8532  
Flexible & Versatile PCI Express™ Switch  
Features  
ƒ PEX 8532 General Features  
o 32-lane PCI Express switch  
- Integrated SerDes  
o Up to eight configurable ports  
o (x1, x2, x4, x8, x16)  
Multi-purpose, Feature Rich ExpressLane™ PCI Express Switch  
The ExpressLaneTM PEX 8532 device offers PCI Express switching capability  
enabling users to add scalable high bandwidth, non-blocking interconnection to a  
wide variety of applications including servers, storage systems, communications  
platforms, blade servers, and embedded-control products. The PEX 8532 is well  
suited for fan-out, aggregation, dual-graphics, peer-to-peer, and intelligent I/O  
module applications.  
o 35mmx35mm, 680 pin PBGA package  
o Typical Power: 5.7 Watts  
ƒ PEX 8532 Key Features  
o Standard Compliant  
Highly Flexible Port Configurations  
- PCI Express Base Specification, r1.1  
The ExpressLane PEX 8532 offers highly configurable ports. There are a maximum  
of 8 ports that can be configured to any legal width from x1 to x16, in any  
combination to support your specific bandwidth needs. The ports can be configured  
for symmetric (each port having the same lane width and traffic load) or  
asymmetric (ports having different lane widths) traffic. In the event of asymmetric  
traffic, the PEX 8532 features a flexible central packet memory that allocates a  
memory buffer for each port as required by the application or endpoint. This buffer  
allocation along with the device's flexible packet flow control minimizes  
bottlenecks when the upstream and aggregated downstream bandwidths do not match  
(are asymmetric). Any of the ports can be designated as the upstream port, which can  
be changed dynamically.  
o High Performance  
- Non-blocking switch fabric  
- Full line rate on all ports  
o Non-Transparent Bridging  
- Configurable Non-Transparent port  
for Multi-Host or Intelligent I/O  
Support  
o Flexible Configuration  
- Eight highly flexible & configurable  
ports (x1, x2, x4, x8, or x16)  
- Configurable with strapping pins,  
EEPROM, or Host software  
- Lane and polarity reversal  
o PCI Express Power Management  
- Link power management states: L0,  
L0s, L1, L2/L3 Ready, and L3  
- Device states: D0 and D3hot  
o Quality of Service (QoS)  
- Two Virtual Channels per port  
- Eight Traffic Classes per port  
- Fixed and Round-Robin Virtual  
Channel Port Arbitration  
End-to-end Packet Integrity  
The PEX 8532 provides end-to-end CRC protection (ECRC) and Poison bit support  
to enable designs that require end-to-end data integrity. These features are optional  
in the PCI Express specification, but PLX provides them across its entire  
ExpressLane switch product line.  
Non-Transparent “Bridging” in a PCI Express Switch  
The PEX 8532 product supports full non-transparent bridging functionality to allow  
implementation of multi-host systems and intelligent I/O modules in applications  
such as communications, storage, and blade servers. To ensure quick product  
migration, the non-transparency features are implemented in the same fashion as in  
standard PCI applications.  
o Reliability, Availability,  
Serviceability (RAS)  
- Eight Standard Hot-Plug Controllers  
- Upstream port as hot-plug client  
- Transaction Layer end-to-end CRC  
- Poison bit  
- Advanced Error Reporting  
- Per port performance monitoring  
Average packet size  
Number of packets  
CRC errors and more  
- JTAG boundary scan  
Non-transparent bridges allow systems to isolate memory domains by presenting the  
processor subsystem as an endpoint, rather than another memory system. Base  
address registers are used to translate addresses; doorbell registers are used to send  
interrupts between the address domains; and scratchpad registers are accessible from  
both address domains to allow inter-processor communication.  
Two Virtual Channels  
The ExpressLane PEX 8532 switch supports 2 full-featured Virtual Channels (VCs)  
and 8 Traffic Classes (TCs). The mapping of Traffic Classes to port-specific Virtual  
Channels allows for different mappings on different ports. In addition, the devices  
offer user-selectable Virtual Channel arbitration algorithms to enable users to fine  
tune the Quality of Service (QoS) required for a specific application.  
Low Power with Granular SerDes Control  
The PEX 8532 provides low power capability that is fully compliant with the PCI  
Express power management specification. In addition, the SerDes physical links can  
be turned off when unused for even lower power.  

与PEX8532-BC25BI相关器件

型号 品牌 获取价格 描述 数据表
PEX8532-BC25BIG PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8532-BCRDK PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8533 PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8533-AA25BI PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8533-AA25BIG PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8533-AARDK PLX

获取价格

Flexible & Versatile PCI Express™ Switch
PEX8547 PLX

获取价格

PCI Express™ Switch for Graphics Fan-Out
PEX8547-AA25BCG PLX

获取价格

PCI Express™ Switch for Graphics Fan-Out
PEX8547-AARDK PLX

获取价格

PCI Express™ Switch for Graphics Fan-Out
PEX8548 PLX

获取价格

High-Performance 48-lane, 9-port PCIe Switch