5秒后页面跳转
捷配首页

Datasheet > 微控制器和处理器 > 串行 IO/通信控制器> PC16550DN
PC16550DN PDF预览

PC16550DN

更新时间： 2024-11-20 22:44:31
品牌 Logo 应用领域
美国国家半导体 - NSC 微控制器和处理器串行IO控制器通信控制器外围集成电路光电二极管先进先出芯片数据传输PC时钟
页数 文件大小 规格书
22页 345K
描述
PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs

阅读下载

中文翻译

获取价格

PC16550DN 技术参数

是否Rohs认证： 不符合生命周期：Transferred
包装说明：DIP, DIP40,.6Reach Compliance Code：not_compliant
ECCN代码：EAR99HTS代码：8542.39.00.01
风险等级：5.61Is Samacsys：N
地址总线宽度：3边界扫描：NO
总线兼容性：8088最大时钟频率：24 MHz
通信协议：ASYNC, BIT数据编码/解码方法：NRZ
最大数据传输速率：0.1875 MBps外部数据总线宽度：8
JESD-30 代码：R-PDIP-T40JESD-609代码：e0
长度：52.235 mm低功率模式：NO
湿度敏感等级：1DMA 通道数量：
I/O 线路数量：串行 I/O 数：1
端子数量：40片上数据RAM宽度：
最高工作温度：70 °C最低工作温度：
封装主体材料：PLASTIC/EPOXY封装代码：DIP
封装等效代码：DIP40,.6封装形状：RECTANGULAR
封装形式：IN-LINE峰值回流温度（摄氏度）：260
电源：5 V认证状态：Not Qualified
RAM（字数）：0座面最大高度：5.334 mm
子类别：Serial IO/Communication Controllers最大压摆率：15 mA
最大供电电压：5.5 V最小供电电压：4.5 V
标称供电电压：5 V表面贴装：NO
技术：CMOS温度等级：COMMERCIAL
端子面层：Tin/Lead (Sn/Pb)端子形式：THROUGH-HOLE
端子节距：2.54 mm端子位置：DUAL
处于峰值回流温度下的最长时间：40宽度：15.24 mm
uPs/uCs/外围集成电路类型：SERIAL IO/COMMUNICATION CONTROLLER, SERIALBase Number Matches：1

PC16550DN 数据手册

 浏览型号PC16550DN的Datasheet PDF文件第2页浏览型号PC16550DN的Datasheet PDF文件第3页浏览型号PC16550DN的Datasheet PDF文件第4页浏览型号PC16550DN的Datasheet PDF文件第5页浏览型号PC16550DN的Datasheet PDF文件第6页浏览型号PC16550DN的Datasheet PDF文件第7页 
June 1995  
PC16550D Universal Asynchronous  
²
Receiver/Transmitter with FIFOs  
General Description  
Features  
Y
Capable of running all existing 16450 software.  
Pin for pin compatible with the existing 16450 except  
for CSOUT (24) and NC (29). The former CSOUT and  
NC pins are TXRDY and RXRDY, respectively.  
After reset, all registers are identical to the 16450 reg-  
ister set.  
The PC16550D is an improved version of the original 16450  
Universal Asynchronous Receiver/Transmitter (UART).  
Functionally identical to the 16450 on powerup (CHARAC-  
TER mode)* the PC16550D can be put into an alternate  
mode (FIFO mode) to relieve the CPU of excessive software  
overhead.  
Y
Y
Y
In this mode internal FIFOs are activated allowing 16 bytes  
(plus 3 bits of error data per byte in the RCVR FIFO) to be  
stored in both receive and transmit modes. All the logic is on  
chip to minimize system overhead and maximize system ef-  
ficiency. Two pin functions have been changed to allow sig-  
nalling of DMA transfers.  
In the FIFO mode transmitter and receiver are each  
buffered with 16 byte FIFO’s to reduce the number of  
interrrupts presented to the CPU.  
Y
Y
Adds or deletes standard asynchronous communication  
bits (start, stop, and parity) to or from the serial data.  
Holding and shift registers in the 16450 Mode eliminate  
the need for precise synchronization between the CPU  
and serial data.  
The UART performs serial-to-parallel conversion on data  
characters received from a peripheral device or a MODEM,  
and parallel-to-serial conversion on data characters re-  
ceived from the CPU. The CPU can read the complete  
status of the UART at any time during the functional opera-  
tion. Status information reported includes the type and con-  
dition of the transfer operations being performed by the  
UART, as well as any error conditions (parity, overrun, fram-  
ing, or break interrupt).  
Y
Y
Independently controlled transmit, receive, line status,  
and data set interrupts.  
Programmable baud generator divides any input clock  
16  
b
Independent receiver clock input.  
c
clock.  
by 1 to (2  
1) and generates the 16  
Y
Y
MODEM control functions (CTS, RTS, DSR, DTR, RI,  
and DCD).  
The UART includes a programmable baud rate generator  
that is capable of dividing the timing reference clock input  
16  
Y
Fully programmable serial-interface characteristics:  
Ð 5-, 6-, 7-, or 8-bit characters  
Ð Even, odd, or no-parity bit generation and detection  
Ð 1-, 1(/2-, or 2-stop bit generation  
Ð Baud generation (DC to 1.5M baud).  
False start bit detection.  
b
c
clock for  
driving the internal transmitter logic. Provisions are also in-  
by divisors of 1 to (2  
1), and producing a 16  
c
cluded to use this 16 clock to drive the receiver logic. The  
UART has complete MODEM-control capability, and a proc-  
essor-interrupt system. Interrupts can be programmed to  
the user’s requirements, minimizing the computing required  
to handle the communications link.  
Y
Y
Y
Y
Y
Complete status reporting capabilities.  
TRI-STATE TTL drive for the data and control buses.  
É
Line break generation and detection.  
The UART is fabricated using National Semiconductor’s ad-  
2
vanced M CMOS process.  
Internal diagnostic capabilities:  
Ð Loopback controls for communications link fault  
isolation  
*Can also be reset to 16450 Mode under software control.  
Ð Break, parity, overrun, framing error simulation.  
Full prioritized interrupt system controls.  
²
Note: This part is patented.  
Y
Basic Configuration  
TL/C/8652–1  
TRI-STATEÉ is a registered trademark of National Semiconductor Corp.  
C
1995 National Semiconductor Corporation  
TL/C/8652  
RRD-B30M75/Printed in U. S. A.  
1234567...22

中文翻译

下载PDF

PC16550DN 替代型号

型号 品牌 替代类型 描述 数据表
PC16552DV NSC

功能相似

 Dual Universal Asynchronous Receiver/Transmitter with FIFOs

与PC16550DN相关器件

型号 品牌 获取价格 描述 数据表
PC16550DN/NOPB NSC

获取价格

 		IC 1 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PDIP40, PLASTIC, DIP-40, Serial IO/Comm
PC16550DV NSC

获取价格

 		PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs
PC16550DV/NOPB NSC

获取价格

 		IC 1 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, PQCC44, PLASTIC, LCC-44, Serial IO/Comm
PC16550DVEF NSC

获取价格

 		PC16550D Universal Asynchronous Receiver/Transmitter with FIFOs
PC16550DVX NSC

获取价格

 		Engineering Project Manager
PC16550MDA NSC

获取价格

 		IC 1 CHANNEL(S), 1.5M bps, SERIAL COMM CONTROLLER, UUC, DIE, Serial IO/Communication Contr
PC16552C NSC

获取价格

 		Dual Universal Asynchronous Receiver/Transmitter with FIFOs
PC16552C/A+ ETC

获取价格

 		UART
PC16552C/NS16C552 ETC

获取价格

 		Dual Universal Asynchronous Receiver/Transmitter with FIFOs
PC16552CV NSC

获取价格

 		Dual Universal Asynchronous Receiver/Transmitter with FIFOs

与PC16550DN相关文章

您还可以找


热门产品
PCB打样/小批量
铝基板
BOM智能配单
PCBA制造
钣金
精密CNC
模具注塑
薄膜开关
精选活动
PCBA打样特惠
四六层板品质升级
铝基板品质升级
一体化电子制造
DFM下载
服务支持
企业认证
产品展示
工厂展示
工艺能力
积分商城
关于捷配
捷配简介
企业文化
公司动态
人才招聘
联系我们
帮助中心
下单流程
付款流程
开票流程
常见问题
全球PCB制造服务专线 400-613-0088

工作时间：9:00-21:00

CEO邮箱：ceo@jiepei.com

投诉邮箱：tousu@jiepei.com

捷配网-微信公众号 微信公众号
捷配网-微信公众号 抖音公众号
资质认证：
合作快递：
支付方式：
Copyright © 2024 Jiepei.com Inc. All Rights Reserved. 版权所有:杭州捷配信息科技有限公司 浙公网安备 33010502006866号 浙ICP备10014259号-119 营业执照ICP证