5秒后页面跳转
NLVVHC1G126DFT1G PDF预览

NLVVHC1G126DFT1G

更新时间: 2024-11-07 02:57:23
品牌 Logo 应用领域
安森美 - ONSEMI 驱动光电二极管逻辑集成电路
页数 文件大小 规格书
15页 209K
描述
Noninverting 3-State Buffer

NLVVHC1G126DFT1G 技术参数

是否无铅: 不含铅生命周期:Active
包装说明:SC-70, SC-88A, SOT-353, 5 PINReach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:4 weeks
风险等级:1.41控制类型:ENABLE HIGH
系列:AHC/VHCJESD-30 代码:R-PDSO-G5
JESD-609代码:e3长度:2 mm
负载电容(CL):50 pF逻辑集成电路类型:BUS DRIVER
最大I(ol):0.008 A湿度敏感等级:1
位数:1功能数量:1
端口数量:2端子数量:5
最高工作温度:125 °C最低工作温度:-55 °C
输出特性:3-STATE输出极性:TRUE
封装主体材料:PLASTIC/EPOXY封装代码:TSSOP
封装等效代码:TSSOP5/6,.08封装形状:RECTANGULAR
封装形式:SMALL OUTLINE, THIN PROFILE, SHRINK PITCH包装方法:TR
最大电源电流(ICC):0.04 mAProp。Delay @ Nom-Sup:10.5 ns
传播延迟(tpd):16 ns筛选级别:AEC-Q100
座面最大高度:1.1 mm最大供电电压 (Vsup):5.5 V
最小供电电压 (Vsup):2 V标称供电电压 (Vsup):5 V
表面贴装:YES技术:CMOS
温度等级:MILITARY端子面层:Tin (Sn)
端子形式:GULL WING端子节距:0.65 mm
端子位置:DUAL宽度:1.25 mm
Base Number Matches:1

NLVVHC1G126DFT1G 数据手册

 浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第2页浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第3页浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第4页浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第5页浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第6页浏览型号NLVVHC1G126DFT1G的Datasheet PDF文件第7页 
MC74VHC1G126,  
MC74VHC1GT126  
Noninverting 3-State Buffer  
The MC74VHC1G126 / MC74VHC1GT126 is a single gate  
noninverting 3state buffer in tiny footprint packages. The  
MC74VHC1G126 has CMOSlevel input thresholds while the  
MC74VHC1GT126 has TTLlevel input thresholds.  
www.onsemi.com  
The internal circuit is composed of three stages, including a buffered  
3state output which provides high noise immunity and stable output.  
The input structures provide protection when voltages up to 5.5 V  
are applied, regardless of the supply voltage. This allows the device to  
be used to interface 5 V circuits to 3 V circuits. The output structures  
MARKING  
DIAGRAMS  
SC88A  
DF SUFFIX  
CASE 419A  
XX MG  
G
also provide protection when V = 0 V and when the output voltage  
CC  
exceeds V . These input and output structures help prevent device  
CC  
destruction caused by supply voltage input/output voltage mismatch,  
battery backup, hot insertion, etc.  
SC74A  
XXX MG  
DBV SUFFIX  
CASE 318BQ  
Features  
G
Designed for 2.0 V to 5.5 V V Operation  
CC  
3.5 ns t at 5 V (typ)  
PD  
5
Inputs/Outputs OverVoltage Tolerant up to 5.5 V  
TSOP5  
DT SUFFIX  
CASE 483  
XX MG  
I  
Supports Partial Power Down Protection  
Source/Sink 8 mA at 3.0 V  
OFF  
5
G
1
1
Available in SC88A, SC74A, TSOP5, SOT553, SOT953 and  
UDFN6 Packages  
SOT553  
XV5 SUFFIX  
CASE 463B  
Chip Complexity < 100 FETs  
NLV Prefix for Automotive and Other Applications Requiring  
Unique Site and Control Change Requirements; AECQ100  
Qualified and PPAP Capable  
XX MG  
G
SOT953  
P5 SUFFIX  
CASE 527AE  
These Devices are PbFree, Halogen Free/BFR Free and are RoHS  
X M  
1
Compliant  
OE  
A
EN  
UDFN6  
1.45 x 1.0  
CASE 517AQ  
Y
XM  
1
Figure 1. Logic Symbol  
UDFN6  
1.0 x 1.0  
CASE 517BX  
X M  
1
XX  
M
G
= Specific Device Code  
= Date Code*  
= PbFree Package  
(Note: Microdot may be in either location)  
*Date Code orientation and/or position may  
vary depending upon manufacturing location.  
ORDERING INFORMATION  
See detailed ordering, marking and shipping information in the  
package dimensions section on page 8 of this data sheet.  
© Semiconductor Components Industries, LLC, 2011  
1
Publication Order Number:  
November, 2018 Rev. 19  
MC74VHC1G126/D  

与NLVVHC1G126DFT1G相关器件

型号 品牌 获取价格 描述 数据表
NLVVHC1G126DFT2G ONSEMI

获取价格

Noninverting 3-State Buffer
NLVVHC1G132DFT1G ONSEMI

获取价格

2-Input NAND Schmitt-Trigger
NLVVHC1G132DFT2G ONSEMI

获取价格

2-Input NAND Schmitt-Trigger
NLVVHC1G132DTT1G ONSEMI

获取价格

单 2 输入 NAND 门极,带施密特触发器输入
NLVVHC1G135DFT2G ONSEMI

获取价格

Single 2-Input NAND Gate, Schmitt Trigger ,Open Drain
NLVVHC1G14DFT1G ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NLVVHC1G14DFT2G ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NLVVHC1G14DTT1G ONSEMI

获取价格

Single Schmitt-Trigger Inverter
NLVVHC1G32DFT1G ONSEMI

获取价格

Single 2-Input OR Gate
NLVVHC1G32DFT2G ONSEMI

获取价格

Single 2-Input OR Gate