5秒后页面跳转
NLV74HC259ADTR2G PDF预览

NLV74HC259ADTR2G

更新时间: 2024-11-26 11:11:39
品牌 Logo 应用领域
安森美 - ONSEMI 解码器
页数 文件大小 规格书
9页 246K
描述
8 位可寻址锁存 1/8 解码器

NLV74HC259ADTR2G 数据手册

 浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第2页浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第3页浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第4页浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第5页浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第6页浏览型号NLV74HC259ADTR2G的Datasheet PDF文件第7页 
MC74HC259A  
8-Bit Addressable Latch  
1-of-8 Decoder  
HighPerformance SiliconGate CMOS  
The MC74HC259A is identical in pinout to the LS259. The device  
inputs are compatible with standard CMOS outputs; with pullup  
resistors, they are compatible with LSTTL outputs.  
http://onsemi.com  
MARKING  
The HC259A has four modes of operation as shown in the mode  
selection table. In the addressable latch mode, the data on Data In is  
written into the addressed latch. The addressed latch follows the data  
input with all nonaddressed latches remaining in their previous  
states. In the memory mode, all latches remain in their previous state  
and are unaffected by the Data or Address inputs. In the oneofeight  
decoding or demultiplexing mode, the addressed output follows the  
state of Data In with all other outputs in the LOW state. In the Reset  
mode all outputs are LOW and unaffected by the address and data  
inputs. When operating the HC259A as an addressable latch, changing  
more than one bit of the address could impose a transient wrong  
address. Therefore, this should only be done while in the memory  
mode.  
DIAGRAMS  
16  
SOIC16  
D SUFFIX  
CASE 751B  
HC259AG  
AWLYWW  
16  
1
1
16  
TSSOP16  
DT SUFFIX  
CASE 948F  
HC  
259A  
ALYWG  
G
16  
1
1
A
= Assembly Location  
= Wafer Lot  
WL, L  
YY, Y  
= Year  
Features  
WW, W = Work Week  
G or G  
= PbFree Package  
Output Drive Capability: 10 LSTTL Loads  
Outputs Directly Interface to CMOS, NMOS, and TTL  
Operating Voltage Range: 2 to 6 V  
Low Input Current: 1 mA  
(Note: Microdot may be in either location)  
PIN ASSIGNMENT  
A0  
A1  
A2  
Q0  
Q1  
Q2  
1
2
3
4
5
6
7
8
16  
V
CC  
High Noise Immunity Characteristic of CMOS Devices  
15 RESET  
14 ENABLE  
13 DATA IN  
12 Q7  
NLV Prefix for Automotive and Other Applications Requiring  
Unique Site and Control Change Requirements; AECQ100  
Qualified and PPAP Capable  
These Devices are PbFree, Halogen Free and are RoHS Compliant  
11 Q6  
10 Q5  
Q3  
GND  
9
Q4  
MODE SELECTION TABLE  
Enable Reset  
Mode  
L
H
L
H
H
L
Addressable Latch  
Memory  
8Line Demultiplexer  
Reset  
H
L
ORDERING INFORMATION  
See detailed ordering and shipping information in the package  
dimensions section on page 6 of this data sheet.  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
June, 2012 Rev. 3  
MC74HC259A/D  

与NLV74HC259ADTR2G相关器件

型号 品牌 获取价格 描述 数据表
NLV74HC273ADTR2G ONSEMI

获取价格

Octal D Flip-Flop with Common Clock and Reset
NLV74HC273ADWR2G ONSEMI

获取价格

Octal D Flip-Flop with Common Clock and Reset
NLV74HC32ADG ONSEMI

获取价格

Quad 2-Input OR Gate
NLV74HC32ADR2G ONSEMI

获取价格

Quad 2-Input OR Gate
NLV74HC32ADTR2G ONSEMI

获取价格

Quad 2-Input OR Gate
NLV74HC365ADTR2G ONSEMI

获取价格

六路 3 态非反向缓冲器,带公共启用
NLV74HC373ADWR2G ONSEMI

获取价格

Octal 3-State Non-Inverting Transparent Latch
NLV74HC374ADTR2G ONSEMI

获取价格

Octal 3-State Non-Inverting D Flip-Flop
NLV74HC374ADWG ONSEMI

获取价格

Octal 3-State Non-Inverting D Flip-Flop
NLV74HC374ADWR2G ONSEMI

获取价格

Octal 3-State Non-Inverting D Flip-Flop