NLSX5011
1-Bit 100 Mb/s Configurable
Dual-Supply Level
Translator
The NLSX5011 is a 1-bit configurable dual-supply autosensing
bidirectional level translator that does not require a direction control
www.onsemi.com
pin. The I/O V - and I/O V -ports are designed to track two
CC
L
MARKING
DIAGRAMS
different power supply rails, V and V respectively. Both the V
CC
CC
L
and the V supply rails are configurable from 0.9 V to 4.5 V. This
L
allows a logic signal on the V side to be translated to either a higher
L
ULLGA6, 1.2x1.0
BMX1 SUFFIX
CASE 613AE
E
or a lower logic signal voltage on the V side, and vice-versa.
CC
M
The NLSX5011 offers the feature that the values of the V and V
CC
L
supplies are independent. Design flexibility is maximized because
V can be set to a value either greater than or less than the V
1
L
CC
ULLGA6, 1.45x1.0
AMX1 SUFFIX
CASE 613AF
supply. Incontrast, the majority of competitive auto sense translators
have a restriction that the value of the V supply must be equal to less
E
M
L
than (V - 0.4) V.
CC
1
The NLSX5011 has high output current capability, which allows
the translator to drive high capacitive loads such as most high
frequency EMI filters. Another feature of the NLSX5011 is that each
UDFN6, 1.2 x 1.0
MU SUFFIX
CASE 517AA
M
M
I/O_V and I/O_V
channel can function as either an input or an
Ln
CCn
output.
1
An Output Enable (EN) input is available to reduce the power
consumption. The EN pin can be used to disable both I/O ports by
putting them in 3-state which significantly reduces the supply current
from both V and V . The EN signal is referenced to the V supply.
UDFN6, 1.45 x 1.0
AMU SUFFIX
CASE 517AQ
CC
L
L
1
Features
E, P, D = Specific Device Code
M = Date Code
• Wide V , V Operating Range: 0.9 V to 4.5 V
CC
L
• V and V are independent
L
CC
− V may be greater than, equal to, or less than V
L
CC
• High 100 pF Capacitive Drive Capability
ORDERING INFORMATION
See detailed ordering and shipping information in the ordering
information section on page 2 of this data sheet.
• High−Speed with 140 Mb/s Guaranteed Date Rate
for V , V > 1.8 V
CC
L
• Low Bit−to−Bit Skew
• Overvoltage Tolerant Enable and I/O Pins
• Non−preferential Power−Up Sequencing
• Power−Off Protection
• Small packaging: ULLGA6 & UDFN6 Packages
• These are Pb−Free Devices
Typical Applications
• Mobile Phones, PDAs, Other Portable Devices
Important Information
• ESD Protection for All Pins:
♦ HBM (Human Body Model) > 8000 V
©
Semiconductor Components Industries, LLC, 2015
1
Publication Order Number:
November, 2015 − Rev. 6
NLSX5011/D