5秒后页面跳转
NLSX5012MUTAG PDF预览

NLSX5012MUTAG

更新时间: 2024-11-02 10:25:47
品牌 Logo 应用领域
安森美 - ONSEMI 转换器电平转换器驱动程序和接口接口集成电路光电二极管PC
页数 文件大小 规格书
14页 159K
描述
2-Bit 100 Mb/s Configurable Dual-Supply Level Translator

NLSX5012MUTAG 技术参数

是否无铅: 不含铅生命周期:Active
零件包装代码:DFN包装说明:1.80 X 1.20 MM, 0.40 PITCH, LEAD FREE, UDFN-8
针数:8Reach Compliance Code:compliant
HTS代码:8542.39.00.01Factory Lead Time:5 weeks
风险等级:1.42Samacsys Confidence:4
Samacsys Status:ReleasedSamacsys PartID:1724030
Samacsys Pin Count:8Samacsys Part Category:Integrated Circuit
Samacsys Package Category:OtherSamacsys Footprint Name:UDFN8 1.8x1.2, 0.4P CASE 517AJ?01 ISSUE O_2020
Samacsys Released Date:2020-02-06 00:16:21Is Samacsys:N
接口集成电路类型:INTERFACE CIRCUITJESD-30 代码:R-PDSO-N8
JESD-609代码:e4长度:1.8 mm
湿度敏感等级:1功能数量:1
端子数量:8最高工作温度:125 °C
最低工作温度:-55 °C封装主体材料:PLASTIC/EPOXY
封装代码:VSON封装等效代码:SOLCC8,.05,16
封装形状:RECTANGULAR封装形式:SMALL OUTLINE, VERY THIN PROFILE
峰值回流温度(摄氏度):NOT SPECIFIED电源:0.9/4.5 V
认证状态:Not Qualified座面最大高度:0.55 mm
子类别:Other Interface ICs最大供电电压:4.5 V
最小供电电压:0.9 V标称供电电压:3.3 V
表面贴装:YES温度等级:MILITARY
端子面层:Nickel/Palladium/Gold (Ni/Pd/Au)端子形式:NO LEAD
端子节距:0.4 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:1.2 mm
Base Number Matches:1

NLSX5012MUTAG 数据手册

 浏览型号NLSX5012MUTAG的Datasheet PDF文件第2页浏览型号NLSX5012MUTAG的Datasheet PDF文件第3页浏览型号NLSX5012MUTAG的Datasheet PDF文件第4页浏览型号NLSX5012MUTAG的Datasheet PDF文件第5页浏览型号NLSX5012MUTAG的Datasheet PDF文件第6页浏览型号NLSX5012MUTAG的Datasheet PDF文件第7页 
NLSX5012  
2-Bit 100 Mb/s Configurable  
Dual-Supply Level  
Translator  
The NLSX5012 is a 2-bit configurable dual-supply autosensing  
bidirectional level translator that does not require a direction control  
http://onsemi.com  
MARKING  
pin. The I/O V - and I/O V -ports are designed to track two  
CC  
L
different power supply rails, V and V respectively. Both the V  
CC  
L
CC  
DIAGRAMS  
and the V supply rails are configurable from 0.9 V to 4.5 V. This  
L
allows a logic signal on the V side to be translated to either a higher  
L
UDFN8  
MU SUFFIX  
CASE 517AJ  
8
AE M  
G
or a lower logic signal voltage on the V side, and vice-versa.  
CC  
The NLSX5012 offers the feature that the values of the V and  
1
CC  
V
supplies are independent. Design flexibility is maximized  
L
VA = Specific Device Code  
because V can be set to a value either greater than or less than the  
L
M
= Date Code  
V
supply. In contrast, the majority of competitive auto sense  
G
= PbFree Package  
CC  
translators have a restriction that the value of the V supply must be  
L
8
equal to less than (V - 0.4) V.  
CC  
SX5012  
ALYWG  
G
SO8  
D SUFFIX  
CASE 751  
The NLSX5012 has high output current capability, which allows  
the translator to drive high capacitive loads such as most high  
frequency EMI filters. Another feature of the NLSX5012 is that each  
8
1
1
I/O_V and I/O_V  
output.  
channel can function as either an input or an  
Ln  
CCn  
A
L
= Assembly Location  
= Wafer Lot  
An Output Enable (EN) input is available to reduce the power  
consumption. The EN pin can be used to disable both I/O ports by  
putting them in 3-state which significantly reduces the supply current  
Y
W
G
= Year  
= Work Week  
= PbFree Package  
from both V and V . The EN signal is referenced to the V supply.  
CC  
L
L
8
Micro8  
DM SUFFIX  
CASE 846A  
Features  
5012  
AYWG  
G
Wide V , V Operating Range: 0.9 V to 4.5 V  
CC  
L
1
V and V are independent  
L
CC  
1
V may be greater than, equal to, or less than V  
L
CC  
A
= Assembly Location  
= Year  
= Work Week  
High 100 pF Capacitive Drive Capability  
Y
W
G
HighSpeed with 140 Mb/s Guaranteed Date Rate  
= PbFree Package  
for V , V > 1.8 V  
CC  
L
Low BittoBit Skew  
Overvoltage Tolerant Enable and I/O Pins  
Nonpreferential PowerUp Sequencing  
PowerOff Protection  
Small packaging: UDFN8, SO8, Micro8  
These are PbFree Devices  
ORDERING INFORMATION  
Device  
Package  
Shipping  
NLSX5012MUTAG  
NLSX5012DR2G  
NLSX5012DMR2G  
UDFN8 3000/Tape & Reel  
(PbFree)  
SO8  
(PbFree)  
2500/Tape & Reel  
4000/Tape & Reel  
Typical Applications  
Mobile Phones, PDAs, Other Portable Devices  
Micro8  
(PbFree)  
Important Information  
ESD Protection for All Pins:  
HBM (Human Body Model) > 8000 V  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specification  
Brochure, BRD8011/D.  
©
Semiconductor Components Industries, LLC, 2010  
1
Publication Order Number:  
June, 2010 Rev. 1  
NLSX5012/D  

与NLSX5012MUTAG相关器件

型号 品牌 获取价格 描述 数据表
NLSX5014 ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSX5014_18 ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSX5014DR2G ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSX5014DTR2G ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSX5014MUTAG ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSXN5004 ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSXN5004DR2G ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSXN5004DTR2G ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSXN5004MN1TWG ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator
NLSXN5004MN1TXG ONSEMI

获取价格

4-Bit 100 Mb/s Configurable Dual-Supply Level Translator