5秒后页面跳转
NL37WZ07_12 PDF预览

NL37WZ07_12

更新时间: 2024-09-25 12:22:51
品牌 Logo 应用领域
安森美 - ONSEMI /
页数 文件大小 规格书
5页 108K
描述
Triple Buffer with Open Drain Outputs

NL37WZ07_12 数据手册

 浏览型号NL37WZ07_12的Datasheet PDF文件第2页浏览型号NL37WZ07_12的Datasheet PDF文件第3页浏览型号NL37WZ07_12的Datasheet PDF文件第4页浏览型号NL37WZ07_12的Datasheet PDF文件第5页 
NL37WZ07  
Triple Buffer with Open  
Drain Outputs  
The NL37WZ07 is a high performance triple buffer with open drain  
outputs operating from a 1.65 V to 5.5 V supply.  
The internal circuit is composed of multiple stages, including an  
open drain output which provides the capability to set output  
switching level. This allows the NL37WZ07 to be used to interface  
http://onsemi.com  
MARKING  
5 V circuits to circuits of any voltage between V and 7 V using an  
CC  
DIAGRAM  
external resistor and power supply.  
8
Features  
Extremely High Speed: t 2.5 ns (typical) at V = 5 V  
PD  
CC  
L7 MG  
US8  
US SUFFIX  
CASE 493  
G
Designed for 1.65 V to 5.5 V V Operation  
CC  
Overvoltage Tolerant Inputs  
1
LVTTL Compatible Interface Capability with 5 V TTL Logic with  
V
CC  
= 3 V  
L7  
M
G
= Device Code  
= Date Code*  
LVCMOS Compatible  
= PbFree Package  
24 mA Output Sink Capability @ 3.0 V  
(Note: Microdot may be in either location)  
Near Zero Static Supply Current Substantially Reduces System  
*Date Code orientation may vary depending upon  
manufacturing location.  
Power Requirements  
Chip Complexity: FET = 72  
These Devices are PbFree and are RoHS Compliant  
PIN ASSIGNMENT  
NLV Prefix for Automotive and Other Applications Requiring  
Unique Site and Control Change Requirements; AECQ100  
Qualified and PPAP Capable  
Pin  
1
Function  
IN A1  
2
OUT Y3  
IN A2  
3
4
GND  
IN A1  
OUT Y3  
IN A2  
1
2
3
8
7
6
V
CC  
5
OUT Y2  
IN A3  
6
7
OUT Y1  
OUT Y1  
IN A3  
8
V
CC  
FUNCTION TABLE  
A Input  
Y Output  
L
L
Z
GND  
4
5
OUT Y2  
H
ORDERING INFORMATION  
Figure 1. Pinout  
See detailed ordering and shipping information in the package  
dimensions section on page 4 of this data sheet.  
1
1
IN A1  
IN A2  
OUT Y1  
OUT Y2  
1
IN A3  
OUT Y3  
Figure 2. Logic Symbol  
© Semiconductor Components Industries, LLC, 2012  
1
Publication Order Number:  
April, 2012 Rev. 8  
NL37WZ07/D  

与NL37WZ07_12相关器件

型号 品牌 获取价格 描述 数据表
NL37WZ07US ONSEMI

获取价格

Triple Buffer with Open Drain Outputs
NL37WZ07USG ONSEMI

获取价格

Triple Buffer with Open Drain Outputs
NL37WZ14 ONSEMI

获取价格

Triple Schmitt-Trigger Inverter
NL37WZ14/D ONSEMI

获取价格

Triple Schmitt-Trigger Inverter
NL37WZ14_06 ONSEMI

获取价格

Triple Schmitt−Trigger Inverter
NL37WZ14_19 ONSEMI

获取价格

Triple Schmitt-Trigger Inverter
NL37WZ14MQ1TCG ONSEMI

获取价格

Triple Schmitt-Trigger Inverter
NL37WZ14MQ2TCG ONSEMI

获取价格

Inverter
NL37WZ14MU1TCG ONSEMI

获取价格

Triple Schmitt-Trigger Inverter
NL37WZ14MU3TCG ONSEMI

获取价格

Triple Schmitt-Trigger Inverter