5秒后页面跳转
NCP5208DR2 PDF预览

NCP5208DR2

更新时间: 2024-11-25 21:55:31
品牌 Logo 应用领域
安森美 - ONSEMI 稳压器接口集成电路光电二极管双倍数据速率
页数 文件大小 规格书
10页 86K
描述
DDR-I/II Termination Regulator

NCP5208DR2 技术参数

是否无铅: 含铅生命周期:Obsolete
零件包装代码:SOIC包装说明:SOP,
针数:8Reach Compliance Code:not_compliant
ECCN代码:EAR99HTS代码:8542.39.00.01
风险等级:5.67接口集成电路类型:BUS TERMINATOR SUPPORT CIRCUIT
JESD-30 代码:R-PDSO-G8JESD-609代码:e0
长度:4.9 mm湿度敏感等级:1
功能数量:1端子数量:8
最高工作温度:70 °C最低工作温度:
封装主体材料:PLASTIC/EPOXY封装代码:SOP
封装形状:RECTANGULAR封装形式:SMALL OUTLINE
峰值回流温度(摄氏度):240认证状态:Not Qualified
座面最大高度:1.75 mm最大供电电压:5.5 V
最小供电电压:1.7 V标称供电电压:2.5 V
表面贴装:YES温度等级:COMMERCIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:1.27 mm端子位置:DUAL
处于峰值回流温度下的最长时间:30宽度:3.9 mm
Base Number Matches:1

NCP5208DR2 数据手册

 浏览型号NCP5208DR2的Datasheet PDF文件第2页浏览型号NCP5208DR2的Datasheet PDF文件第3页浏览型号NCP5208DR2的Datasheet PDF文件第4页浏览型号NCP5208DR2的Datasheet PDF文件第5页浏览型号NCP5208DR2的Datasheet PDF文件第6页浏览型号NCP5208DR2的Datasheet PDF文件第7页 
NCP5208  
DDR−I/II Termination  
Regulator  
The NCP5208 is a linear regulator specifically designed for the  
active termination of DDR−I/II SDRAM. The device can be operated  
from a single supply voltage as low as 1.7 V. For DDR−I  
applications, the device is capable of sourcing and sinking current up  
to 1.5 A with the output voltage regulated to within "3% or better. A  
separate voltage feedback pin ensures superior load regulation  
against load and line changes.  
http://onsemi.com  
MARKING  
DIAGRAM  
Protective features include soft−start, source/sink current limits  
and thermal shutdown. Open−drain VTT OK output (POK) is added  
for system monitoring. The shutdown pin can tri−state the regulator  
output for Suspend To RAM (STR) state. This device is available in a  
SO−8 package.  
8
SO−8  
D SUFFIX  
CASE 751  
N5208  
ALYW  
8
1
1
Features  
A
L
Y
= Assembly Location  
= Wafer Lot  
= Year  
Supports Both DDR−I and DDR−II SDRAM Requirements  
Single Supply Voltage Operation as Low as 1.7 V  
Integrated Power MOSFETs  
Few External Components Needed  
Source and Sink Current Up to 1.5 A  
Load Regulation Within "3%  
Both Source and Sink Current Limits  
Open−Drain VTT OK (POK) Pin  
Shutdown Pin  
W = Work Week  
PIN CONNECTIONS  
POK  
GND  
VFB  
SD  
1
2
3
4
8
7
6
5
VTT  
PVIN  
AVIN  
VDDQ  
Thermal Shutdown  
Housed in SO−8 Package  
(Top View)  
Typical Applications  
DDR Termination Voltage  
Active Bus Termination (SSTL−2, SSTL−3)  
ORDERING INFORMATION  
Device  
NCP5208DR2  
Package  
Shipping†  
SO−8  
2500 Tape & Reel  
VDDQ  
VDDQ  
†For information on tape and reel specifications,  
including part orientation and tape sizes, please  
refer to our Tape and Reel Packaging Specifications  
Brochure, BRD8011/D.  
2.5 V  
SD  
AVIN  
NCP5208  
POK  
VTT  
AVIN  
PVIN  
VTT  
VFB  
1.25 V,  
1.5 A  
2.5 V  
C
C
IN  
OUT  
GND  
Figure 1. Typical Application Circuit  
Semiconductor Components Industries, LLC, 2004  
1
Publication Order Number:  
February, 2004 − Rev. 3  
NCP5208/D  
 

NCP5208DR2 替代型号

型号 品牌 替代类型 描述 数据表
NCP5208DR2G ONSEMI

完全替代

DDR−I/II Termination Regulator

与NCP5208DR2相关器件

型号 品牌 获取价格 描述 数据表
NCP5208DR2G ONSEMI

获取价格

DDR−I/II Termination Regulator
NCP5209/D ETC

获取价格

4-In-1 PWM Buck and Tri-Linear DDR Power Controller
NCP5209MN ONSEMI

获取价格

2.4A SWITCHING CONTROLLER, 550kHz SWITCHING FREQ-MAX, PDSO20, 5 X 6 MM, PLASTIC, QFN-20
NCP5209MNR2 ONSEMI

获取价格

2.4A SWITCHING CONTROLLER, 550kHz SWITCHING FREQ-MAX, PDSO20, 5 X 6 MM, PLASTIC, QFN-20
NCP5210 ONSEMI

获取价格

3-in-1 PWM Dual Buck and Linear DDR Power Controller
NCP5210/D ETC

获取价格

3-In-1 PWM Dual Buck and Linear DDR Power Controller
NCP5210MN ONSEMI

获取价格

DUAL SWITCHING CONTROLLER, 550kHz SWITCHING FREQ-MAX, PDSO20, 6 X 5 MM, PLASTIC, QFN-20
NCP5210MNR2 ONSEMI

获取价格

3-in-1 PWM Dual Buck and Linear DDR Power Controller
NCP5210MNR2G ONSEMI

获取价格

3-in-1 PWM Dual Buck and Linear DDR Power Controller
NCP5211 ONSEMI

获取价格

Low Voltage Synchronous Buck Controller