5秒后页面跳转
MT90210 PDF预览

MT90210

更新时间: 2024-02-04 22:36:45
品牌 Logo 应用领域
MITEL /
页数 文件大小 规格书
27页 136K
描述
Multi-Rate Parallel Access Circuit

MT90210 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFP, QFP100,.7X1.0Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.22
Is Samacsys:NJESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP100,.7X1.0封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:3.4 mm子类别:Other Telecom ICs
最大压摆率:0.1 mA标称供电电压:5 V
表面贴装:YES技术:CMOS
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

MT90210 数据手册

 浏览型号MT90210的Datasheet PDF文件第6页浏览型号MT90210的Datasheet PDF文件第7页浏览型号MT90210的Datasheet PDF文件第8页浏览型号MT90210的Datasheet PDF文件第10页浏览型号MT90210的Datasheet PDF文件第11页浏览型号MT90210的Datasheet PDF文件第12页 
Preliminary Information  
MT90210  
RBC  
125 us  
WBC  
125 us  
t
t
NA  
NA  
Access  
of both  
Block 0  
&
Access  
of both  
Block 0  
&
Exclusive access of  
Block 0  
Exclusive access of  
Block 1  
Exclusive access of  
Block 0  
Block 1  
Block 1  
t
t
~ 1 timeslot for modes 1, 2 & 3  
~ 3 timeslots for modes 4 & 5  
NA  
NA  
Figure 7b - WBC and RBC operation in relation to accessing data from Block 0 and Block 1  
SCLK  
PCLK  
A
A
A
A
WR  
A0-A12  
R/W1  
RD  
RD  
WR  
Toggles only during  
write data cycle  
Changes state (high to low)  
on every change of a block  
of reads or block of writes  
R/W2  
Low during read cycle,  
high during inactive  
periods and toggles  
during write cycles  
Strobe  
P0-P7  
RD  
RD  
WR  
WR  
Note: The MT90210 device performs groups of writes and groups of reads separated by 4 inactive PCLK periods  
for modes 3, 4 and 5. In mode 1 and mode 2, the write and read groups are separated by 8 PCLK periods.  
Figure 8 - Parallel Port Functional Read/Write Operation  
Test Access Port (TAP)  
JTAG Support  
The Test Access Port (TAP) provides access to many  
test support functions built into the MT90210. It  
consists of three input connections and one output  
connection. The following connections form the TAP:  
The MT90210 JTAG interface is designed according  
to the Boundary-Scan standard IEEE1149.1. The  
standard specifies a design-for-testability technique  
called Boundary-Scan Test (BST). A boundary-scan  
IC has a shift-register stage or ‘Boundary-Scan Cell’  
(BSC) in between the core logic and the I/O buffers  
adjacent to each I/O pin. The BSCs can control and  
observe what happens at each I/O pin of the IC. The  
operation of the boundary-scan circuitry is controlled  
by a Test Access Port (TAP) Controller.  
Test Clock Input (TCK)  
Test Mode Select Input (TMS)  
Test Data Input (TDI)  
Test port Reset (TRST)  
Test Data Output (TDO)  
2-153  

与MT90210相关器件

型号 品牌 获取价格 描述 数据表
MT90210AL MITEL

获取价格

Multi-Rate Parallel Access Circuit
MT90210AL ZARLINK

获取价格

Telecom Circuit, 1-Func, CMOS, PQFP100, 14 X 20 MM, 0.65 MM PITCH, PLASTIC, MS-108, QFP-10
MT90220 MITEL

获取价格

Octal IMA/UNI PHY Device
MT90220AL MITEL

获取价格

Octal IMA/UNI PHY Device
MT90221 MITEL

获取价格

Quad IMA/UNI PHY Device
MT90221AL MITEL

获取价格

Quad IMA/UNI PHY Device
MT90222 ZARLINK

获取价格

4/8/16 Port IMA/TC PHY Device
MT90222AG ZARLINK

获取价格

4/8/16 Port IMA/TC PHY Device
MT90222AG2 MICROSEMI

获取价格

ATM/SONET/SDH Segmentation and Reassembly Device, PBGA384,
MT90223AG ZARLINK

获取价格

4/8/16 Port IMA/TC PHY Device