5秒后页面跳转
MT90210 PDF预览

MT90210

更新时间: 2024-02-25 22:30:35
品牌 Logo 应用领域
MITEL /
页数 文件大小 规格书
27页 136K
描述
Multi-Rate Parallel Access Circuit

MT90210 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:QFP, QFP100,.7X1.0Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.22
Is Samacsys:NJESD-30 代码:R-PQFP-G100
JESD-609代码:e0长度:20 mm
功能数量:1端子数量:100
最高工作温度:85 °C最低工作温度:-40 °C
封装主体材料:PLASTIC/EPOXY封装代码:QFP
封装等效代码:QFP100,.7X1.0封装形状:RECTANGULAR
封装形式:FLATPACK峰值回流温度(摄氏度):260
电源:5 V认证状态:Not Qualified
座面最大高度:3.4 mm子类别:Other Telecom ICs
最大压摆率:0.1 mA标称供电电压:5 V
表面贴装:YES技术:CMOS
电信集成电路类型:TELECOM CIRCUIT温度等级:INDUSTRIAL
端子面层:Tin/Lead (Sn/Pb)端子形式:GULL WING
端子节距:0.65 mm端子位置:QUAD
处于峰值回流温度下的最长时间:NOT SPECIFIED宽度:14 mm
Base Number Matches:1

MT90210 数据手册

 浏览型号MT90210的Datasheet PDF文件第4页浏览型号MT90210的Datasheet PDF文件第5页浏览型号MT90210的Datasheet PDF文件第6页浏览型号MT90210的Datasheet PDF文件第8页浏览型号MT90210的Datasheet PDF文件第9页浏览型号MT90210的Datasheet PDF文件第10页 
Preliminary Information  
MT90210  
Functional operation of the MT90210  
device at the parallel interface for  
modes 1, 2, and 3  
0000  
512 bytes for  
S0-S15 TX  
01FF  
0400  
Figures 8, 12, and 13 depict the parallel port READ  
and WRITE operation of the MT90210 device. The  
state of the signals R/W1, R/W2 and Strobe defines  
a valid Read or a valid Write operation. During a  
valid READ operation the signals Strobe and R/W2  
stay LOW while the signal R/W1 is always HIGH. For  
the valid WRITE operation the signal R/W2 always  
stays HIGH while the signals R/W1 and Strobe  
toggle. Table 3 represents the sequence of events as  
depicted in Figure 12 during the last channel at the  
end of an ST-BUS frame. The MT90210 device  
repeats the same sequence of operation during the  
entire frame. For example, during channel 127 at the  
end of an ST-BUS frame the MT90210 will write  
channel 126 (streams 0 to 11) and read from channel  
1 (streams 12 to 23) of the next frame as shown in  
Table 3. Note that there is a two channel difference  
between a write and a read sequence. In mode 1  
and mode 2, the MT90210 device performs a group  
of writes and a group of reads separated by 8 PCLK  
periods, while for modes 3, 4 and 5 they are  
separated by 4 PCLK periods.  
1024 bytes for  
S16-S23 TX  
BLOCK 0  
0800  
512 bytes for  
S0-S15 RX  
09FF  
0C00  
1024 bytes for  
S16-S23 RX  
1000  
512 bytes for  
S0-S15 TX  
11FF  
1400  
1024 bytes for  
S16-S23 TX  
BLOCK 1  
1800  
512 bytes for  
S0-S15 RX  
19FF  
1C00  
1024 bytes for  
S16-S23 RX  
1FFF  
S0-S15 bidirectional 2.048Mb/s streams  
Functional operation of the MT90210  
device at the parallel interface for mode  
4 and mode 5  
S16-S23 bidirectional 8.192Mb/s streams  
Address outputs used: A0-A12  
Legend:  
unused memory space  
Table 4 represents the sequence of events when the  
MT90210 device is operating at a mixed rate of  
operation (mode 4 and mode 5) as depicted in Figure  
13. The MT90210 device repeats the same sequence  
of operation as shown in Table 4 throughout the entire  
frame. In mode 4 and mode 5 the MT90210 device is  
configured with 24 bidirectional serial streams and split  
into two different rates: S0 to S15 operate at 2.048  
Mb/s data rates (512 time-slots) and streams S16 to  
S23 run at 8 Mb/s data rates (1024 time-slots). In this  
mode, 12 writes are carried out during a parallel port  
write cycle and 12 reads during a read cycle. Of each  
group of 12, 8 are dedicated to the high-speed 8.192  
Mb/s links, therefore four slots are available for the  
2.048 Mb/s links. To process all the 16 streams  
devoted for 2.048 Mb/s, four separate write or read  
cycles are required (these slots are denoted with the  
suffix "a", "b", "c", "d" in Figure 13). Each write or  
read cycle will use four time-slots. For example, read  
or write cycle "a" uses streams S0 to S3, read or  
write cycle "b" uses streams S4 to S7, read or write  
cycle "c" uses streams S8 to S11 and read or write  
cycle "d" uses streams S12 to S15 (see Table 4).  
There is a two channel difference between a read  
and write sequence for 2 Mb/s data and an eight  
channel difference for 8 Mb/s data.  
Figure 5- External Double Buffer Operation and  
Memory Arrangement in Modes 4 and 5.  
Bidirectional Operation: Serial output channel  
timeslots can be tri-stated by setting the OEser input  
pin high during a specific parallel channel timeslot.  
Note that when operating in bidirectional mode, the  
MT90210’s I/O buffers on the serial port are  
permanently at high impedance and the control of  
contention on the serial bus has to be done by the  
user through the OEser input pin. In modes 1, 2, 4  
and 5 all of the transmit channels on the serial port  
side are copied back to the memory interface. This is  
true only in bidirectional modes (i.e., modes 1, 2, 4  
and 5). Note that only the transmit (output) channels  
are copied back to the memory and that the input  
channels remain unaffected.  
For a specific time-slot sampled at the external  
memory parallel interface, the respective OEser  
input pin must be in the desired state; i.e., the  
sampling of the OEser input is synchronized with the  
parallel byte read at the P0-P7 lines.  
2-151  

与MT90210相关器件

型号 品牌 描述 获取价格 数据表
MT90210AL MITEL Multi-Rate Parallel Access Circuit

获取价格

MT90210AL ZARLINK Telecom Circuit, 1-Func, CMOS, PQFP100, 14 X 20 MM, 0.65 MM PITCH, PLASTIC, MS-108, QFP-10

获取价格

MT90220 MITEL Octal IMA/UNI PHY Device

获取价格

MT90220AL MITEL Octal IMA/UNI PHY Device

获取价格

MT90221 MITEL Quad IMA/UNI PHY Device

获取价格

MT90221AL MITEL Quad IMA/UNI PHY Device

获取价格