5秒后页面跳转
MT8967AS PDF预览

MT8967AS

更新时间: 2024-10-27 22:51:03
品牌 Logo 应用领域
加拿大卓联 - ZARLINK 解码器编解码器PC
页数 文件大小 规格书
32页 609K
描述
Integrated PCM Filter Codec

MT8967AS 数据手册

 浏览型号MT8967AS的Datasheet PDF文件第6页浏览型号MT8967AS的Datasheet PDF文件第7页浏览型号MT8967AS的Datasheet PDF文件第8页浏览型号MT8967AS的Datasheet PDF文件第10页浏览型号MT8967AS的Datasheet PDF文件第11页浏览型号MT8967AS的Datasheet PDF文件第12页 
MT8960/61/62/63/64/65/66/67  
Data Sheet  
TRANSMIT (A/D)  
BIT 2  
BIT 7  
BIT 1  
BIT 6  
BIT 0  
FILTER GAIN (dB)  
FUNCTION CONTROL  
0
0
1
1
0
1
0
1
Normal operation  
Digital Loopback  
Analog Loopback  
Powerdown  
Table 2 - Control States - Register A  
Control Registers A, B  
The contents of these registers control the filter/codec functions as described in Tables 2 and 3.  
Bit 7 of the registers is the MSB and is defined as the first bit of the serial data stream input (corresponding to the  
sign bit of the PCM word).  
On initial power-up these registers are set to the powerdown condition for a maximum of 25 clock cycles. During  
this time it is impossible to change the data in these registers.  
Chip Testing  
By enabling Register B with valid data (eight-bit control word input to CSTi when F1i=GNDD and CA= VCC) the chip  
testing mode can be entered. Bits 6 and 7 (most sign bits) define states for testing the transmit filter, receive filter  
and the codec function. The input in each case is VX input and the output in each case is VR output. (See Table 3 for  
details.)  
Loopback  
Loopback of the filter/codec is controlled by the control word entered into Register A. Bits 6 and 7 (most sign bits)  
provide either a digital or analog loopback condition. Digital loopback is defined as follows:  
PCM input data at DSTi is latched into the PCM input register and the output of this register is connected to  
the input of the 3-state PCM output register.  
The digital input to the PCM digital-to-analog decoder is disconnected, forced to zero (0).  
The output of the PCM encoder is disabled and thus the encoded data is lost. The PCM output at DSTo is  
determined by the PCM input data.  
Analog loopback is defined as follows:  
PCM input data is latched, decoded and filtered as normal but not output at VR.  
Analog output buffer at VR has its input shorted to GNDA and disconnected from the receive filter output.  
Analog input at VX is disconnected from the transmit filter input.  
The receive filter output is connected to the transmit filter input. Thus the decode signal is fed back through  
the receive path and encoded in the normal way. The analog output buffer at VR is not tested by this  
configuration.  
In both cases of loopback, DSTi is the input and DSTo is the output.  
9
Zarlink Semiconductor Inc.  

与MT8967AS相关器件

型号 品牌 获取价格 描述 数据表
MT8967AS1 ZARLINK

获取价格

PCM Codec, A-Law, 1-Func, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013AC, SOIC-20
MT8967AS1 MICROSEMI

获取价格

PCM Codec, A-Law, 1-Func, CMOS, PDSO20, 0.300 INCH, LEAD FREE, MS-013AC, SOIC-20
MT8967ASR ZARLINK

获取价格

PCM Codec, A-Law, 1-Func, CMOS, PDSO20, 0.300 INCH, MS-013AC, SOIC-20
MT8967ASR MICROSEMI

获取价格

PCM Codec, A/MU-Law, 1-Func, CMOS, PDSO20,
MT8967ASR1 MICROSEMI

获取价格

PCM Codec, A/MU-Law, 1-Func, CMOS, PDSO20, LEAD FREE, SOIC-20
MT8967AY MICROSEMI

获取价格

PCM Codec, A-Law, 1-Func, CMOS, PQCC24,
MT896X MITEL

获取价格

ISO2-CMOS Integrated PCM Filter Codec
MT896X ZARLINK

获取价格

Integrated PCM Filter Codec
MT8971B MITEL

获取价格

ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber I
MT8971BE MITEL

获取价格

ISO2-CMOS ST-BUS⑩ FAMILY Digital Subscriber I