5秒后页面跳转
MM54C195J/883 PDF预览

MM54C195J/883

更新时间: 2024-09-29 21:10:15
品牌 Logo 应用领域
美国国家半导体 - NSC 输出元件
页数 文件大小 规格书
6页 126K
描述
IC CMOS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, CDIP16, CERAMIC, DIP-16, Shift Register

MM54C195J/883 技术参数

是否Rohs认证: 不符合生命周期:Obsolete
包装说明:DIP, DIP16,.3Reach Compliance Code:unknown
HTS代码:8542.39.00.01风险等级:5.76
计数方向:RIGHT系列:CMOS
JESD-30 代码:R-GDIP-T16JESD-609代码:e0
长度:19.43 mm逻辑集成电路类型:PARALLEL IN PARALLEL OUT
最大频率@ Nom-Sup:2000000 Hz位数:4
功能数量:1端子数量:16
最高工作温度:125 °C最低工作温度:-55 °C
输出极性:TRUE封装主体材料:CERAMIC, GLASS-SEALED
封装代码:DIP封装等效代码:DIP16,.3
封装形状:RECTANGULAR封装形式:IN-LINE
峰值回流温度(摄氏度):NOT SPECIFIED传播延迟(tpd):300 ns
认证状态:Not Qualified筛选级别:38535Q/M;38534H;883B
座面最大高度:5.08 mm子类别:Shift Registers
最大供电电压 (Vsup):15 V最小供电电压 (Vsup):3 V
标称供电电压 (Vsup):5 V表面贴装:NO
技术:CMOS温度等级:MILITARY
端子面层:Tin/Lead (Sn/Pb)端子形式:THROUGH-HOLE
端子节距:2.54 mm端子位置:DUAL
处于峰值回流温度下的最长时间:NOT SPECIFIED触发器类型:POSITIVE EDGE
宽度:7.62 mm最小 fmax:2 MHz
Base Number Matches:1

MM54C195J/883 数据手册

 浏览型号MM54C195J/883的Datasheet PDF文件第2页浏览型号MM54C195J/883的Datasheet PDF文件第3页浏览型号MM54C195J/883的Datasheet PDF文件第4页浏览型号MM54C195J/883的Datasheet PDF文件第5页浏览型号MM54C195J/883的Datasheet PDF文件第6页 
February 1988  
MM54C195/MM74C195 4-Bit Registers  
General Description  
Features  
Y
Medium speed operation  
8.5 MHz (typ.) with 10V  
supply and 50 pF load  
The MM54C195/MM74C195 CMOS 4-bit registers feature  
parallel inputs, parallel outputs, J-K serial inputs, shift/load  
control input and a direct overriding clear. The following two  
modes of operation are possible:  
Y
High noise immunity  
0.45 V (typ.)  
CC  
Y
Low power  
100 nW (typ.)  
Drive 2 LPTTL loads  
3V to 15V  
Y
Parallel Load  
Tenth power TTL compatible  
Y
Supply voltage range  
Shift in direction Q towards Q  
A
D
Y
Synchronous parallel load  
Parallel loading is accomplished by applying the four bits of  
data and taking the shift/load control of input low. The data  
is loaded into the associated flip-flops and appears at the  
outputs after the positive transition of the clock input. During  
parallel loading, serial data flow is inhibited.  
Y
Parallel inputs and outputs from each flip-flop  
Direct overriding clear  
Y
Y
Y
Y
Y
J and K inputs to first stage  
Complementary outputs from last stage  
Positive-edge triggered clocking  
Serial shifting is accomplished synchronously when the  
shift/load control input is high. Serial data for this mode is  
entered at the J-K inputs. These inputs allow the first stage  
to perform as a J-K, D, or T-type flip flop as shown in the  
truth table.  
Diode clamped inputs to protect against static charge  
Applications  
Y
Y
Y
Y
Y
Automotive  
Alarm systems  
Remote metering  
Industrial electronics  
Computers  
Y
Data terminals  
Y
Instrumentation  
Y
Medical electronics  
Schematic and Connection Diagrams  
P
Pin 16 to V  
TL/F/5902–1  
CC  
Dual-In-Line Package  
TL/F/5902–2  
Top View  
Order Number MM54C195 or MM74C195  
C
1995 National Semiconductor Corporation  
TL/F/5902  
RRD-B30M105/Printed in U. S. A.  

MM54C195J/883 替代型号

型号 品牌 替代类型 描述 数据表
MM54C195J NSC

功能相似

4-Bit Registers
MM74C195N NSC

功能相似

4-Bit Registers

与MM54C195J/883相关器件

型号 品牌 获取价格 描述 数据表
MM54C195J/883B ROCHESTER

获取价格

Parallel In Parallel Out
MM54C195J/883C TI

获取价格

IC,SHIFT REGISTER,CMOS,DIP,16PIN,CERAMIC
MM54C195N NSC

获取价格

4-Bit Registers
MM54C195N TI

获取价格

CMOS SERIES, 4-BIT RIGHT PARALLEL IN PARALLEL OUT SHIFT REGISTER, TRUE OUTPUT, PDIP16, PLA
MM54C195W NSC

获取价格

暂无描述
MM54C195W/883 ROCHESTER

获取价格

Parallel In Parallel Out
MM54C195W/883B TI

获取价格

IC,SHIFT REGISTER,CMOS,FP,16PIN,CERAMIC
MM54C195W/883C TI

获取价格

IC,SHIFT REGISTER,CMOS,FP,16PIN,CERAMIC
MM54C20 NSC

获取价格

Quad 2-Input NAND Gate, Quad 2-Input NOR Gate, Hex Inverter, Triple 3-Input NAND Gate, Dua
MM54C200 TI

获取价格

256-Bit TRI-STATE Random Access Read/Write Memory